

### 512K X 8 SRAM

#### MS8512FK-45/55

Issue 3.1: September 1993

524,288 x 8 CMOS High Speed Static RAM


#### **Features**

Very Fast Access Times of 45/55 ns JEDEC Standard 32 pin DIL footprint Operating Power 1050 mW (typ.) Low Power Standby 450 µW (typ.)

80 μW (typ.) - L Version

Battery back-up capability Completely Static Operation Common data inputs & outputs Onboard Decoupling Capacitors Equal access and cycle times.

#### **Block Diagram**




#### A18 32 Vcc A16 2 31 A15 3 A14 30 **A17** 29 WÊ A12 4 5 28 Α7 A13 6 27 **8A** A6 **A5** 7 26 A9 8 A4 25 A11 АЗ 9 24 ŌΕ **A2** 10 23 A10 cs A1 11 22 A0 12 21 **D7** DO 13 20 D6 D1 14 19 D5 D2 15 18 **D4** GND 17 16 D3

#### **Pin Functions**

Pin Definition

A0-A18 Address Inputs
D0-7 Data Input/Output
CS Chip Select
OE Output Enable
WE Write Enable
Vcc Power (+5V)
GND Ground



١

#### Absolute Maximum Ratings (1)

Voltage on any pin relative to V <sub>ss</sub> <sup>(2)</sup>	V <sub>T</sub>	-0.5 to +7	٧
Power Dissipation	$\mathbf{P}_{\tau}^{\cdot}$	· 1	W
Storage Temperature	T <sub>stg</sub>	-55 to +150	℃

Notes: (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

(2) V, can be -2.0V pulse of less than 10ns.

# Recommended Operating Conditions

		min	typ	max	
Supply Voltage	V <sub>cc</sub>	4.5	5.0	5.5	V
Input High Voltage	V <sub>H</sub>	2.2	-	6.0	V
Input Low Voltage	ν <u>"</u>	-0.5	-	8.0	V
Operating Temperature	T_	0	-	70	°C
	TAI	-40	- '	85	°C (8512I)

#### DC Electrical Characteristics (V<sub>m</sub>=5V±10%,T<sub>a</sub>= -40°C to +85°C)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	luı	0V≤V <sub>M</sub> ≤V <sub>cc</sub>	-	-	8	μА
( A18, <del>CS</del> )	l <sub>LI2</sub>	0.5V≤V <sub>m</sub> ≤2.7V	-	-	2	μΑ
Output Leakage Current	ILO	$\overline{\text{CS}}=V_{\text{HI}}, V_{\text{VO}}=\text{GND to } V_{\text{CC}}$	<u>.</u>	-	8	μΑ
Operating Supply Current	i I <sub>cc</sub>	CS=V <sub>IL</sub> ,I <sub>IO</sub> =0mA, minimum cycle	-	210	370	mA
Standby SupplyCurrent	I <sub>SB</sub>	CS=V <sub>H</sub> , minimum cycle		180	250	mΑ
	l <sub>SB1</sub>	<del>CS</del> ≥V <sub>cc</sub> -0.2V, 0.2V≥V <sub>IN</sub> ≥V <sub>cc</sub> -0.2V	-	0.09	8.1	mΑ
-L Part	l <sub>se2</sub>	CS≥V <sub>cc</sub> -0.2V, 0.2V≥V <sub>IN</sub> ≥V <sub>cc</sub> -0.2V	-	16	880	μА
Output Voltage	V <sub>OL</sub>	l <sub>ot</sub> =8.0mA	-	-	0.4	٧
	V <sub>OH</sub>	I <sub>oH</sub> =-4.0mA	2.4	-	-	V

Typical values are at V<sub>cc</sub>=5.0V,T<sub>A</sub>=25°C and specified loading.

#### Capacitance (V\_=5V±10%,T\_=25°C)


Parameter	Symbol	Test Condition	max	Unit	
Input Capacitance (CS, A18)	C <sub>IN1</sub>	V <sub>IN</sub> = 0V	6	pF	
I/P Capacitance (other)	C <sub>IN2</sub>	$V_{iN}^{"'} = 0V$	24	pF	
I/O Capacitance	C'vo	$V_{NO}^{m} = 0V$	22	pF	

Note: Capacitance calculated, not measured.

#### **AC Test Conditions**

#### **Output Load Circuit**

- \* Input pulse levels: GND to 3.0V
- \* Input rise and fall times: 5ns
- \* Input and Output timing reference levels: 1.5V
- \* Output load: See Load Diagram
- \* V<sub>c</sub>=5V±10%



#### A.C. ELECTRICAL CHARACTERISTICS


### Read Cycle Timing

Parameter	Symbol	min	max	min	max	Unit	Note
Read Cycle Time	t <sub>RC</sub>	45	-	55	-	ns	
Address Access Time	t	-	45	-	55	กร	
Chip Select Access Time	tacs	-	45	-	55	ns	
Output Enable to Output Valid	t <sub>oe</sub>	-	23	-	30	ns	
Output Hold from Address Change	t <sub>oH</sub>	5	-	5	-	ns	
Chip Selection to Output in Low Z	tcız	10	•	10	-	ns	1
Output Enable to Output in Low Z	toLz	0	-	0	-	ns	1
Chip Deselection to Output in High	Z t <sub>cHZ</sub>	0	20	0	20	ns	1


-45

- 55


### Read Cycle No.1 Timing Waveform (1,2)



## Read Cycle No.2 Timing Waveform (1,2,3,5)



### Read Cycle No. 3 Timing Waveform (1,2,4,5)



- Notes: 1. Transition is measured ±200mV from steady voltage with Load B. This parameter is sampled and not 100%
  - 2. WE is High for Read Cycle.

  - Device is continuously selected, CS=V<sub>tt</sub>.
     Address valid prior to or coincident with CS transition Low.
  - 5. ÖΕ=V<sub>ιι</sub>.

Write	Cycle	Timing	1
AAING		4 444444	4


			<b>1</b> 5	-	55		
Parameter	Symbol	min	max	min	max	Unit	Note
Write Cycle Time	t	45	-	55	-	ns	
Chip Selection to End of Write	t	40	-	50	-	ns	
Address Valid to End of Write	t	40	-	50	-	ns	
Address Setup Time	t AW	0	-	0	-	ns	
Write Pulse Width	LAS t	35	-	40	-	ns	
	twp	3	-	3	-	ns	
Write Recovery Time	twn t	Ö	15	0	20	ns	2
Write to Output in High Z	twHZ	25	-	30	•	ns	
Data to Write Time Overlap	LDW t	0	_	0	-	ns	
Data Hold from Write Time	<sup>L</sup> DH	Ö	15	Õ	20	ns	2
Output Disable to Output in High Z Output Active from End of Write	t <sub>онz</sub> t <sub>оw</sub>	0	-	ő	-	ns	1


Notes: 1. Transition is measured ±200 mV from steady state voltage. This parameter is sampled and not 100% tested.

 t<sub>wtz</sub> and t<sub>otz</sub> are defined as the time at which the outputs achieve open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

### Write Cycle No. 1 Timing Waveform

## Write Cycle No.2 Timing Waveform (5)






Notes:


- 1. A write occurs during the overlap (twe) of a low CS and a low WE.
- 2. tws is measured from the earlier of CS or WE going high to the end of write cycle.
- 3. During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- 4. If the CS low transition occurs simultaneously with or after the WE low transition, O/P's remain in a high impedance state.
- 5.  $\overline{OE}$  is continuously low.  $(\overline{OE}=V_z)$
- 6. Dout is in the same phase as written data of this write cycle.
- 7. Dout is the read data of next address.
- 8. If CS is low during this period, I/O pins are in the output state. I/P signals out of phase must not be applied to I/O pins.

Parameter	Symbol	Test Cond	lition	min	typ	max	Unit
$V_{\infty}$ for Data Reten	tion	V <sub>DR</sub>	<del>CS</del> >=V <sub>cc</sub> -0.2V	2.0	-	-	V
Data Retention Cur	rrent	I <sub>CCDR</sub>	V <sub>cc</sub> =3.0V, <del>CS</del> ≥V <sub>cc</sub> -0.2	-	10	420	μΑ
Chip Deselect to D	ata Retention Tim	e t <sub>cor</sub>	See Retention Waveforn	n 0	-	-	ns
Operation Recover	y Time	t <sub>R</sub>	See Retention Waveform	1 t <sub>BC</sub> (1)	-	-	ns

# Low $V_{\rm cc}$ Data Retention Timing Waveform - L Version Only



#### **Ordering Information**



The policy of the company is one of continuous development and while the information presented in this data sheet is believed to be accurate, no liability is assumed for any data contained within. The company reserves the right to make changes without notice at any time.

© 1988 This design is the property of Mosaic Semiconductor, Inc.

mofaic

Mosaic
Semiconductor
Inc.

7420 Carroll Road San Diego, CA 92121 Tel: (619) 271 4565 FAX: (619) 271 6058