



Mosaic
Semiconductor
Inc.

512K X 8 SRAM

MS8512FK-45/55

Issue 3.1 : September 1993


524,288 x 8 CMOS High Speed Static RAM

Features

- Very Fast Access Times of 45/55 ns
- JEDEC Standard 32 pin DIL footprint
- Operating Power 1050 mW (typ.)
- Low Power Standby 450 μ W (typ.)
- 80 μ W (typ.) - L Version

- Battery back-up capability
- Completely Static Operation
- Common data inputs & outputs
- Onboard Decoupling Capacitors
- Equal access and cycle times.

Block Diagram




Pin Definition

A18	1	32	V _{cc}
A16	2	31	A15
A14	3	30	A17
A12	4	29	\overline{WE}
A7	5	28	A13
A6	6	27	A8
A5	7	26	A9
A4	8	25	A11
A3	9	24	\overline{OE}
A2	10	23	A10
A1	11	22	\overline{CS}
A0	12	21	D7
D0	13	20	D6
D1	14	19	D5
D2	15	18	D4
GND	16	17	D3

Pin Functions

- A0-A18** Address Inputs
- D0-7** Data Input/Output
- \overline{CS} Chip Select
- \overline{OE} Output Enable
- \overline{WE} Write Enable
- V_{cc} Power (+5V)
- GND Ground

Package Details Dimensions in mm (inches). Tolerance on all dimensions ± 0.254 (0.010)



Absolute Maximum Ratings ⁽¹⁾

Voltage on any pin relative to V_{SS} ⁽²⁾	V_T	-0.5 to +7	V
Power Dissipation	P_T	1	W
Storage Temperature	T_{STG}	-55 to +150	°C

Notes : (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

(2) V_i can be -2.0V pulse of less than 10ns.

Recommended Operating Conditions

		min	typ	max	
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
Input High Voltage	V_{IH}	2.2	-	6.0	V
Input Low Voltage	V_{IL}	-0.5	-	0.8	V
Operating Temperature	T_A	0	-	70	°C
	T_{AI}	-40	-	85	°C (8512I)

DC Electrical Characteristics ($V_{CC}=5V \pm 10\%$, $T_A = -40^\circ C$ to $+85^\circ C$)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current (A18, \overline{CS})	I_{LI1}	$0V \leq V_{IN} \leq V_{CC}$	-	-	8	μA
	I_{LI2}	$0.5V \leq V_{IN} \leq 2.7V$	-	-	2	μA
Output Leakage Current	I_{LO}	$\overline{CS} = V_{IH}$, $V_{IO} = GND$ to V_{CC}	-	-	8	μA
Operating Supply Current	I_{CC}	$\overline{CS} = V_{IL}$, $I_{IO} = 0mA$, minimum cycle	-	210	370	mA
Standby Supply Current	I_{SB}	$\overline{CS} = V_{IH}$, minimum cycle	-	180	250	mA
	I_{SB1}	$\overline{CS} \geq V_{CC} - 0.2V$, $0.2V \geq V_{IN} \geq V_{CC} - 0.2V$	-	0.09	8.1	mA
	I_{SB2}	$\overline{CS} \geq V_{CC} - 0.2V$, $0.2V \geq V_{IN} \geq V_{CC} - 0.2V$	-	16	880	μA
Output Voltage	V_{OL}	$I_{OL} = 8.0mA$	-	-	0.4	V
	V_{OH}	$I_{OH} = -4.0mA$	2.4	-	-	V

Typical values are at $V_{CC}=5.0V$, $T_A=25^\circ C$ and specified loading.

Capacitance ($V_{CC}=5V \pm 10\%$, $T_A=25^\circ C$)


Parameter	Symbol	Test Condition	max	Unit
Input Capacitance (\overline{CS} , A18)	C_{IN1}	$V_{IN} = 0V$	6	pF
I/P Capacitance (other)	C_{IN2}	$V_{IN} = 0V$	24	pF
I/O Capacitance	C_{IO}	$V_{IO} = 0V$	22	pF

Note: Capacitance calculated, not measured.

AC Test Conditions

- * Input pulse levels: GND to 3.0V
- * Input rise and fall times: 5ns
- * Input and Output timing reference levels: 1.5V
- * Output load: See Load Diagram
- * $V_{CC} = 5V \pm 10\%$

Output Load Circuit




A.C. ELECTRICAL CHARACTERISTICS


Read Cycle Timing

Parameter	Symbol	-45		-55		Unit	Note
		min	max	min	max		
Read Cycle Time	t_{RC}	45	-	55	-	ns	
Address Access Time	t_{AA}	-	45	-	55	ns	
Chip Select Access Time	t_{ACS}	-	45	-	55	ns	
Output Enable to Output Valid	t_{OE}	-	23	-	30	ns	
Output Hold from Address Change	t_{OH}	5	-	5	-	ns	
Chip Selection to Output in Low Z	t_{CLZ}	10	-	10	-	ns	1
Output Enable to Output in Low Z	t_{OLZ}	0	-	0	-	ns	1
Chip Deselection to Output in High Z	t_{CHZ}	0	20	0	20	ns	1


Read Cycle No.1 Timing Waveform (1,2)



Read Cycle No.2 Timing Waveform (1,2,3,5)



Read Cycle No. 3 Timing Waveform (1,2,4,5)



- Notes:
1. Transition is measured $\pm 200\text{mV}$ from steady voltage with Load B. This parameter is sampled and not 100% tested.
 2. \overline{WE} is High for Read Cycle.
 3. Device is continuously selected, $\overline{CS} = V_{IL}$.
 4. Address valid prior to or coincident with \overline{CS} transition Low.
 5. $\overline{OE} = V_{IL}$.



Write Cycle Timing

Parameter	Symbol	-45		-55		Unit	Note
		min	max	min	max		
Write Cycle Time	t_{WC}	45	-	55	-	ns	
Chip Selection to End of Write	t_{CW}	40	-	50	-	ns	
Address Valid to End of Write	t_{AW}	40	-	50	-	ns	
Address Setup Time	t_{AS}	0	-	0	-	ns	
Write Pulse Width	t_{WP}	35	-	40	-	ns	
Write Recovery Time	t_{WR}	3	-	3	-	ns	
Write to Output in High Z	t_{WHZ}	0	15	0	20	ns	2
Data to Write Time Overlap	t_{DW}	25	-	30	-	ns	
Data Hold from Write Time	t_{DH}	0	-	0	-	ns	
Output Disable to Output in High Z	t_{OHZ}	0	15	0	20	ns	2
Output Active from End of Write	t_{OW}	0	-	0	-	ns	1

Notes: 1. Transition is measured ± 200 mV from steady state voltage. This parameter is sampled and not 100% tested.
 2. t_{WHZ} and t_{OHZ} are defined as the time at which the outputs achieve open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

Write Cycle No. 1 Timing Waveform

Write Cycle No.2 Timing Waveform ⁽⁵⁾




- Notes:
1. A write occurs during the overlap (t_{WP}) of a low \overline{CS} and a low \overline{WE} .
 2. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
 3. During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
 4. If the \overline{CS} low transition occurs simultaneously with or after the \overline{WE} low transition, O/P's remain in a high impedance state.
 5. \overline{OE} is continuously low. ($\overline{OE}=V_i$)
 6. Dout is in the same phase as written data of this write cycle.
 7. Dout is the read data of next address.
 8. If \overline{CS} is low during this period, I/O pins are in the output state. I/P signals out of phase must not be applied to I/O pins.

Low V_{cc} Data Retention Characteristics - L Version Only ($T_A = 0$ to 70°C)


Parameter	Symbol	Test Condition	min	typ	max	Unit
V_{cc} for Data Retention	V_{DR}	$\overline{CS} > V_{cc} - 0.2V$	2.0	-	-	V
Data Retention Current	I_{CCDR}	$V_{cc} = 3.0V, \overline{CS} \geq V_{cc} - 0.2$	-	10	420	μA
Chip Deselect to Data Retention Time	t_{CDR}	See Retention Waveform	0	-	-	ns
Operation Recovery Time	t_R	See Retention Waveform	$t_{RC}^{(1)}$	-	-	ns

Notes: (1) t_{RC} = Read Cycle Time

Low V_{cc} Data Retention Timing Waveform - L Version Only

Ordering Information

MS8512FKLI-45



The policy of the company is one of continuous development and while the information presented in this data sheet is believed to be accurate, no liability is assumed for any data contained within. The company reserves the right to make changes without notice at any time.

© 1988 This design is the property of Mosaic Semiconductor, Inc.



Mosaic Semiconductor Inc.

7420 Carroll Road
San Diego, CA 92121
Tel: (619) 271 4565
FAX: (619) 271 6058