

MITSUBISHI LSIs
M5M5278DP, J-12,-15,-20,-12L,-15L,-20L
M5M5278DFP, VP-15,-20,-15L,-20L
262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

DESCRIPTION

The M5M5278D is a family of 32768-word by 8-bit static RAMs, fabricated with the high-performance CMOS silicon-gate MOS process and designed for high-speed application. These devices operate on a single 5V supply, and are directly TTL compatible. They include a power-down feature as well.

FEATURES

- Fast access time M5M5278DP,J-12 , -12L 12ns(max)
- M5M5278DP,J,FP,VP-15,-15L 15ns(max)
- M5M5278DP,J,FP,VP-20,-20L 20ns(max)
- Low power dissipation Active 375mW(typ)
- Stand-by(-12,-15,-20) 5 mW(typ)
- Stand-by(-12L,-15L,-20L) 50μW(typ)
- Power down by \bar{S}
- Single 5V power supply
- Fully static operation
- Requires neither external clock nor refreshing
- All inputs and outputs are directly TTL compatible
- Easy memory expansion by chip-select (\bar{S}) input
- Output enable(\bar{OE}) prevents data contention in the I/O bus
- All address inputs are changeable with each other

APPLICATION

High-speed memory system

FUNCTION

A write operation is executed during the \bar{S} low, and \bar{W} low overlap time. In this period, address signals must be stable. When \bar{W} is low, the DQ terminals is maintained in the high impedance state.

In a read operation, after setting \bar{W} to high, \bar{S} to low, and \bar{OE} to low, if the address signals are stable, the data is available at the DQ terminals.

When \bar{S} is high, the chip is in the non-selectable state, disabling both reading and writing. In this case the output is in the floating (high-impedance) state, useful for OR-ties with other devices.

Setting \bar{OE} at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.



Signal \bar{S} controls the power-down feature. When \bar{S} goes high, power dissipation is reduced extremely. The access time from \bar{S} is equivalent to the address access time.


MODE SELECTION

\bar{S}	\bar{W}	\bar{OE}	Mode	Data input /output	Icc
H	X	X	Non selection	High-impedance	Stand-by
L	L	X	Write	Din	Active
L	H	L	Read	Dout	Active
L	H	H		High-impedance	Active

H:VIH L:VIL X:VIH or VIL

PIN CONFIGURATION (TOP VIEW)



BLOCK DIAGRAM

MITSUBISHI LSIs
M5M5278DP, J-12,-15,-20,-12L,-15L,-20L
M5M5278DFF, VP-15,-20,-15L,-20L
262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage	With respect to GND	-3.5*~7	V
Vi	Input voltage		-3.5*~7	V
Vo	Output voltage		-3.5*~7	V
Pd	Maximum power dissipation		1	W
T _{opr}	Operating temperature		0 ~ 70	°C
T _{tgb(bias)}	Storage temperature (bias)		-10 ~ 85	°C
T _{tsg}	Storage temperature		-65 ~ 150	°C

* Pulse width \leq 10ns, In case of DC: -0.5V

DC ELECTRICAL CHARACTERISTICS (Ta = 0~70°C, Vcc=5V±10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{IH}	High - level input voltage		2.2		V _{cc} +0.3	V
V _{IL}	Low - level input voltage		-0.5*		0.8	V
V _{OH}	High - level output voltage	I _{OH} = -4mA	2.4			V
V _{OL}	Low - level output voltage	I _{OL} = 8mA			0.4	V
I _i	Input current	V _i = 0~V _{cc}			2	μA
I _{oz}	Off-state output current	V _{i(S)} = V _{IH} , V _O = 0~V _{cc}			10	μA
I _{CC1}	Supply current from V _{cc}	V _{i(S)} = V _{IL} Output open	AC(12ns cycle)		160	mA
			AC(15ns cycle)		150	
			AC(20ns cycle)		140	
			DC	75	85	
I _{CC2}	Stand-by current	V _{i(S)} = V _{IH}	AC(12ns cycle)		60	mA
			AC(15ns cycle)		50	
			AC(20ns cycle)		40	
			Other V _i \geq V _{IH} or \leq V _{IL}		30	
I _{CC3}	Stand-by current	V _{i(S)} = V _{cc} - 0.2V	-12, -15, -20		1	mA
		Other V _i \leq 0.2V or V _i \geq V _{cc} -0.2V	-12L, -15L, -20L		10	100 μA

Note 1. Current flow into an IC is positive, out is negative.

* - 3.0V in case of AC (Pulse width \leq 10ns)

CAPACITANCE

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C _i	Input capacitance	V _i = GND, V _i = 25mVrms, f = 1MHz			5*	pF
C _o	Output capacitance	V _o = GND, V _o = 25mVrms, f = 1MHz			7*	pF

* C_i, C_o are periodically sampled and are not 100% tested.

AC ELECTRICAL CHARACTERISTICS (Ta = 0~70°C, Vcc=5V±10%, unless otherwise noted)

(1) MEASUREMENT CONDITIONS

Input pulse levels V_{IH} = 3.0V, V_{IL} = 0V

Input rise and fall time 3ns

Input timing reference levels V_{IH} = 1.5V, V_{IL} = 1.5V

Output timing reference levels V_{OH} = 1.5V, V_{OL} = 1.5V

Output loads Fig1, Fig2




Fig.1 Output load




Fig.2 Output load for t_0n, tdis


MITSUBISHI LSIs
M5M5278DP, J-12, -15, -20, -12L, -15L, -20L
M5M5278DFP, VP-15, -20, -15L, -20L
 262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

(2) READ CYCLE


Symbol	Parameter	Limits						Unit	
		M5M5278D-12, -12L		M5M5278D-15, -15L		M5M5278D-20, -20L			
		Min	Max	Min	Max	Min	Max		
tCR	Read cycle time	12		15		20		ns	
ta(A)	Address access time		12		15		20	ns	
ta(S)	Chip select access time		12		15		20	ns	
ta(OE)	Output enable access time		6		8		10	ns	
tv(A)	Data valid time after address change	3		3		3		ns	
ten(S)	Output enable time after \bar{S} low	3		3		3		ns	
tdis(S)	Output disable time after \bar{S} high	0	6	0	7	0	8	ns	
ten(OE)	Output enable time after \bar{OE} low	0		0		0		ns	
tdis(OE)	Output disable time after \bar{OE} high	0	6	0	7	0	8	ns	
tPU	Power-up time after chip selection	0		0		0		ns	
tPD	Power-down time after chip deselection		12		15		20	ns	

(3) TIMING DIAGRAMS FOR READ CYCLE

Read cycle 1 < $\bar{W}=H$, $\bar{S}=L$ >




Read cycle 2 < $\bar{W}=H$ > (Note 2)



Note 2. Address valid prior to or coincident with \bar{S} transition low.
 Note 3. Transition is measured $\pm 500\text{mV}$ from steady state voltage with specified loading in Figure2.

Read cycle 3 < $\bar{W}=H$, $\bar{S}=L$ > (Note 4)



Note 4. Address and \bar{S} valid prior to \bar{OE} transition low by $(ta(A) - ta(OE))$, $(ta(S)-ta(OE))$.


MITSUBISHI LSIs
M5M5278DP, J-12,-15,-20,-12L,-15L,-20L
M5M5278DFP, VP-15,-20,-15L,-20L
 262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

(4) WRITE CYCLE

Symbol	Parameter	Limits						Unit	
		MSM5278D-12,-12L		MSM5278D-15,-15L		M5M5278D-20,-20L			
		Min	Max	Min	Max	Min	Max		
t _{CW}	Write cycle time	12		15		20		ns	
t _{SU(S)}	Chip select setup time	10		12		15		ns	
t _{SU(A)1}	Address setup time 1 (W CONTROL)	0		0		0		ns	
t _{SU(A)2}	Address setup time 2 (S CONTROL)	0		0		0		ns	
t _{W(W)}	Write pulse width	10		12		15		ns	
t _{REC(W)}	Write recovery time	0		0		0		ns	
t _{SU(D)}	Data setup time	6		7		8		ns	
t _{H(D)}	Data hold time	0		0		0		ns	
t _{DIS(W)}	Output disable time after W low	0	6	0	7	0	8	ns	
t _{EN(W)}	Output enable time after W high	0		0		0		ns	
t _{SU(A-WH)}	Address to W high	10		12		15		ns	
t _{EN(OE)}	Output enable time after OE low	0		0		0		ns	
t _{DIS(OE)}	Output disable time after OE high	0	6	0	7	0	8	ns	

(5) TIMING DIAGRAMS FOR WRITE CYCLE


Write cycle 1 (W control mode)



Note 5. Hatching indicates the state is don't care .

MITSUBISHI LSIs
M5M5278DP, J-12, -15, -20, -12L, -15L, -20L
M5M5278DFP, VP-15, -20, -15L, -20L
 262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

Write cycle 2 (\bar{S} control mode)



Note 6. When the falling edge of \bar{W} is simultaneous or prior to the falling edge of \bar{S} , the output is maintained in the high impedance.
 7. t_{EN}, t_{dis} are periodically sampled and are not 100% tested.

POWER DOWN CHARACTERISTICS ($T_a = 0 \sim 70^\circ C$, $Vcc=5V \pm 10\%$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{CC(PD)}$	Power down supply voltage	$V_{i(S)} \geq V_{CC} - 0.2V$ $V_{i(S)} \geq V_{CC} - 0.2V$ or $0V \leq V_i \leq 0.2V$	2			V
$V_{i(S)}$	Chip select input voltage		$V_{CC} - 0.2$			V
$t_{su(PD)}$	Power down setup time		0			ns
$t_{rec(PD)}$	Power down recovery time	$0V \leq V_i \leq 0.2V$	-12L	12		ns
			-15L	15		
			-20L	20		
$I_{CC(PD)}$	Power down supply current	$V_{CC} = 3.0V$			50	μA

Note 8. This is only M5M5278DP,J,FP,VP,-12L,-15L,-20L.

TIMING WAVEFORM FOR POWER DOWN

