- Asynchronous Parailel Clear
- Active-High Decoder
- Enable Input Simplifies Expansion
- Expandable for N-Bit Applications
- Four Distinct Functional Modes
- Package Options Include Ceramic Chip Carriers and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

#### description

These 8-bit addressable latches are designed for general purpose storage applications in digital systems. Specific uses include working registers, serial-holding registers, and active-high decoders or demultiplexers. They are multifunctional devices capable of storing single-line data in eight addressable latches, and being a 1-of-8 decoder or demultiplexer with active-high outputs.


Four distinct modes of operation are selectable by controlling the clear (CLR) and enable  $(\overline{G})$ inputs as enumerated in the function table. In the addressable-latch mode, data at the data-in terminal is written into the addressed latch. The addressed latch will follow the data input with all unaddressed latches remaining in their previous states. In the memory mode, all latches remain in their previous states and are unaffected by the data or address inputs. To eliminate the possibility of entering erroneous data in the latches, enable G should be held high (inactive) while the address lines are changing. In the 1-of-8 decoding or demultiplexing mode, the addressed output will follow the level of the D input with all other outputs low. In the clear mode, all outputs are low and unaffected by the address and data inputs.

The SN54HC4724 is characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$  to  $125\,^{\circ}\text{C}$ . The SN74HC4724 is characterized for operation from  $-40\,^{\circ}\text{C}$  to  $85\,^{\circ}\text{C}$ .

#### SN54HC4724 . . . J PACKAGE SN74HC4724 . . . N PACKAGE (TOP VIEW)

#### SO $\Pi_1$ U16 VCC 15 CLR S1 🗍 2 S2 🛮 3 14∏Ğ Q0 [ 13∏D Q1 $\prod 5$ 12 $\Pi$ Q7 Q2 []6 11∏ Q6 Q3 🛮 7 10 D Q 5 GND 18 9∏Q4

## SN54HC4724 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection


#### **FUNCTION TABLE**

INPU	TS	OUTPUT OF ADDRESSED	EACH OTHER	FUNCTION
CLR	G	LATCH	OUTPUT	
L	L	D	$\alpha_{i0}$	Addressable Latch
Ł	н	Q <sub>iO</sub>	Q <sub>iO</sub>	Memory
н	L	D	L	8-Line Demultiplexer
н	Н	L	L	Clear

#### LATCH SELECTION TABLE


SELE	CT IN	PUTS	LATCH
S2	S1	S0	ADDRESSED
L	L	L	0
L	L	Н	1
Ł	Н	L	2
L	Н	Н	3
Н	L	L	4
Н	L	Н	5
Н	Н	L	6
Н	Н	Н	7

## logic symbol<sup>†</sup>




## <sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



Pin numbers shown are for J and N packages.

#### logic symbol and logic diagram, each internal latch (positive logic)



### absolute maximum ratings over operating free-air temperature range<sup>†</sup>

Supply voltage, VCC	-0.5	V to 7 V
Input clamp current, IjK ( $V_I < 0$ or $V_I > V_{CC}$ )		± 20 mA
Output clamp current, $IOK$ ( $VO < 0$ or $VO > VCC$ )		± 20 mA
Continuous output current, IO (VO = 0 to VCC)		± 25 mA
Continuous current through VCC or GND pins		± 50 mA
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or J package		
Lead temperature 1,6 mm (1/16 in) from case for 10 s: N package		. 260°C
Storage temperature range6	5°C 1	o 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

			SN	SN54HC4724			SN74HC4724		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		2	5	6	2	5	6	V
		V <sub>CC</sub> = 2 V	1.5			1.5			
VIH	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15			3.15			l v
		V <sub>CC</sub> = 6 V	4.2			4.2			
		V <sub>CC</sub> = 2 V	0		0.3	0		0.3	
$V_{IL}$	Low-level input voltage	$V_{CC} = 4.5 V$	0		0.9	0		0.9	V
		$V_{CC} = 6 V$	0		1.2	X   MIN   NOM   MAX			
٧ı	Input voltage		0		Vcc	0		Vcc	V
٧o	Output voltage		0		Vcc	0		Vcc	V
		V <sub>CC</sub> = 2 V	0		1000	0		1000	
tt	Input transition (rise and fall) times	$V_{CC} = 4.5 V$	0		500	0		500	ns
		V <sub>CC</sub> = 6 V	0		400	0		400	
TA	Operating free-air temperature	-	- 55		125	-40		85	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

242445752	TECT CONDITIONS	.,	Т	A = 25	°C	SN54HC4724		SN74HC4724		
PARAMETER	TEST CONDITIONS	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
Vон		2 V	1.9	1.998		1.9		1.9		
	$V_I = V_{IH}$ or $V_{IL}$ , $I_{OH} = -20 \mu A$	4.5 V	4.4	4.499		4.4		4.4		
		6 V	5.9	5.999		5.9		5.9		V
	VI = VIH or VIL, IOH = -4 mA	4.5 V	3.98	4.30		3.7		3.84		
	$V_I = V_{IH}$ or $V_{IL}$ , $I_{OH} = -5.2$ mA	6 V	5.48	5.80		5.2		5.34		
		2 V		0.002	0.1		0.1		0.1	
	$V_I = V_{IH}$ or $V_{IL}$ , $I_{OL} = 20 \mu A$	4.5 V		0.001	0.1		0.1		0.1	
VOL		6 V		0.001	0.1		0.1	ĺ	0.1	V
	$V_I = V_{IH}$ or $V_{IL}$ , $I_{OL} = 4$ mA	4.5 V		0.17	0.26		0.4		0.33	
	VI = VIH or VIL, IOL = 5.2 mA	6 V		0.15	0.26		0.4		0.33	
l <sub>l</sub>	V <sub>I</sub> = V <sub>CC</sub> or 0	6 V		±0.1	± 100	:	± 1000	:	± 1000	nA
Icc	$V_I = V_{CC} \text{ or } 0,  I_O = 0$	6 V			8		160		80	μΑ
Ci		2 to 6 V		3	10		10		10	pF

#### timing requirements over recommended operating free-air temperature range (unless otherwise noted)

				T <sub>A</sub> =	25 °C	SN54H	IC4724	SN74H	C4724	UNIT
			Vcc	MIN	MAX	MiN	MAX	MIN	MAX	UNIT
		2 V	80		120		100			
		CLR high	4.5 V	16		24		20		
			6 V	14		20		17		
tw	Pulse duration		2 V	80		120		100		ns
		G low	4.5 V	16		24		20		
			6 V	14		20		17		
				75		115		95		
t <sub>su</sub>	Setup time, data or	address before Gt	4.5 V	15		23		19		ns
			6 V	13		20		16		
		Hold time, data or address after Gf		5		5		5		
th	Hold time, data or a			5		5		5		ns
				5		5		5		

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 50$ pF (see Note 1)

DADAMETER	FROM	то	Vcc	T <sub>A</sub> = 25°C			SN54H	IC4724	SN74HC4724		UNIT
PARAMETER	(INPUT)	(OUTPUT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	T	60	150		225		190	
<sup>t</sup> PHL	CLR	Any Q	4.5 V		18	30		45		38	ns
			6 V	İ	14	26		38		32	
			2 V		56	130		195		165	
t <sub>pd</sub>	Data	Any Q	4.5 V		17	26		39	İ	33	ns
			6 V		13	22	}	33	1	28	
			2 V		74	200		300		250	
t <sub>pd</sub>	Address	Any Q	4.5 V		21	40		60		50	ns
F -			6 V		17	34		51		43	
			2 V		66	170		255		215	
tpd	G	Any Q	4.5 V		20	34		51	i	43	ns
,			6 V		16	29		43		37	
		1	2 V		28	75		110		95	
tt		Any	4.5 V		8	15		22		19	ns
`			6 V		6	13		19		16	

C<sub>pd</sub> Power dissipation capacitance per latch No load, T<sub>A</sub> = 25°C 33 pF typ

Note 1: Load circuits and voltage waveforms are shown in Section 1.