

# SN54ALS161B, 'ALS162B, 'ALS163B, 'AS161, 'AS163 SN74ALS161B, 'ALS163B, 'AS161, 'AS163

# Synchronous 4-Bit Decade and Binary Counters

These synchronous, presettable, 4-bit decade and binary counters feature an internal carry lookahead circuitry for application in high-speed counting designs. The SN54ALS162B is a 4-bit decade counter. The 'ALS161B, 'ALS163B, 'AS161, and 'AS163 devices are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincidentally with each other when instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

# Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

# **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
  - Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
  - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

SDAS276A - DECEMBER 1994 - REVISED JULY 2000


- **Internal Look-Ahead Circuitry for Fast** Counting
- Carry Output for n-Bit Cascading
- **Synchronous Counting**
- Synchronously Programmable
- **Package Options Include Plastic** Small-Outline (D) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), Standard Plastic (N) and Ceramic (J) DIPs

#### description


These synchronous, presettable, 4-bit decade and binary counters feature an internal carry look-ahead circuitry for application in high-speed counting designs. The SN54ALS162B is a 4-bit decade counter. The 'ALS161B, 'ALS163B, 'AS161, and 'AS163 devices are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincidentally with each other when instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

These counters are fully programmable; they can be preset to any number between 0 and 9 or 15. Because presetting is synchronous, setting up a low level at the load (LOAD) input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs.

SN54ALS161B, SN54ALS162B, SN54ALS163B, **SN54AS161, SN54AS163...J PACKAGE** SN74ALS161B, SN74AS161, SN74AS163 . . . D OR N PACKAGE SN74ALS163B . . . D, DB, OR N PACKAGE (TOP VIEW)



SN54ALS161B, SN54ALS162B, SN54ALS163B, SN54AS161, SN54AS163 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

The clear function for the 'ALS161B and 'AS161 devices is asynchronous. A low level at the clear  $(\overline{CLR})$  input sets all four of the flip-flop outputs low, regardless of the levels of the CLK, LOAD, or enable inputs. The clear function for the SN54ALS162B, 'ALS163B, and 'AS163 devices is synchronous, and a low level at CLR sets all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily by decoding the Q outputs for the maximum count desired. The active-low output of the gate used for decoding is connected to  $\overline{\text{CLR}}$  to synchronously clear the counter to 0000 (LLLL).

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. ENP and ENT inputs and a ripple-carry (RCO) output are instrumental in accomplishing this function. Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO, RCO, thus enabled,



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SDAS276A - DECEMBER 1994 - REVISED JULY 2000

#### description (continued)


produces a high-level pulse while the count is maximum (9 or 15, with  $Q_{\mbox{\scriptsize A}}$  high). The high-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the level of CLK.

These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or LOAD) that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the stable setup and hold times.


The SN54ALS161B, SN54ALS162B, SN54ALS163B, SN54AS161, and SN54AS163 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS161B, SN74ALS163B, SN74AS161, and SN74AS163 are characterized for operation from 0°C to 70°C.

#### logic symbols†






#### 'ALS163B AND 'AS163 BINARY COUNTERS WITH SYNCHRONOUS CLEAR




#### **SN54ALS162B DECADE COUNTER** WITH SYNCHRONOUS CLEAR



<sup>&</sup>lt;sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, and N packages.



# logic diagram (positive logic)




Pin numbers shown are for the J package.



SDAS276A - DECEMBER 1994 - REVISED JULY 2000

#### logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, and N packages.

'ALS161B and 'AS161 synchronous binary counters are similar; however,  $\overline{\text{CLR}}$  is asynchronous.




#### typical clear, preset, count, and inhibit sequences

#### SN54ALS162B

The following sequence is illustrated below:

- 1. Clear outputs to zero (SN54ALS162B is synchronous)
- 2. Preset to BCD 7
- 3. Count to 8, 9, 0, 1, 2, and 3
- 4. Inhibit




SDAS276A - DECEMBER 1994 - REVISED JULY 2000

#### typical clear, preset, count, and inhibit sequences

#### 'ALS161B, 'AS161, 'ALS163B, and 'AS163

The following sequence is illustrated below:

- 1. Clear outputs to zero ('ALS161B and 'AS161 are asynchronous; 'ALS163B and 'AS163 are synchronous.)
- 2. Preset to binary 12
- 3. Count to 13, 14, 15, 0, 1, and 2
- 4. Inhibit





SDAS276A - DECEMBER 1994 - REVISED JULY 2000

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		0.5	V to 7 \
Input voltage range, V <sub>I</sub>		0.5	V to 7 \
Package thermal impedance, $\theta_{JA}$ (see Note 1):	D package		73°C/V
•	DB package		82°C/W
	N package		67°C/V
Storage temperature range Teta	-	-65°C <sup>4</sup>	to 150°C

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.

#### recommended operating conditions

		SN54ALS161B SN54ALS162B SN54ALS163B SN74ALS163B			UNIT			
		MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
$V_{IL}$	Low-level input voltage			0.7			0.8	V
ІОН	High-level output current			-0.4			-0.4	mA
loL	Low-level output current			4			8	mA
TA	Operating free-air temperature	-55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54ALS161B SN54ALS162B SN54ALS163B			SN74ALS161B SN74ALS163B			UNIT
		1		TYP‡	MAX	MIN	TYP‡	MAX	
V <sub>IK</sub>	$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.5			-1.5	V
Voн	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -2	2		V <sub>CC</sub> -2	2		V
Val	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 4 mA		0.25	0.4		0.25	0.4	V
VOL	VCC = 4.5 V	$I_{OL} = 8 \text{ mA}$					0.35	0.5	V
lį	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA
lін	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μΑ
I <sub>IL</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.2			-0.2	mA
IO§	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-20		-112	-30		-112	mA
Icc	V <sub>CC</sub> = 5.5 V	_		12	21		12	21	mA

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>§</sup> The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS.

SDAS276A - DECEMBER 1994 - REVISED JULY 2000

# timing requirements over recommended operating conditions (unless otherwise noted) (see Figure 1)

					S161B S162B S163B	SN74AL SN74AL		UNIT
				MIN	MAX	MIN	MAX	
fclock	Clock frequency				22		40	MHz
	Pulse duration	CLR high or low		20		12.5		no
t <sub>W</sub>	Puise duration	'ALS161B	CLR low	20		15		ns
		A, B, C, D		50		15		
		LOAD		20		15		
		'ALS161B	END ENT	25		15		
t <sub>su</sub>	Setup time, before CLK↑	SN54ALS162B, 'ALS163B	ENP, ENT	20		15		ns
		'ALS161B	CLR inactive	10		10		
		CNEAN CACOD IN CACOD	CLR low	20		15		
		SN54ALS162B, 'ALS163B	CLR high	20		10		
t <sub>h</sub>	Hold time, all synchronous inpu	Hold time, all synchronous inputs after CLK↑						ns

# switching characteristics over recommended operating conditions (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	ТО	SN54AL	S161B	SN74AL	S161B	UNIT
PARAWIETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNIT
f <sub>max</sub>			22		40		MHz
<sup>t</sup> PLH	CLK	RCO	5	34	5	20	ns
<sup>t</sup> PHL	CLK	RCO	5	27	5	20	115
<sup>t</sup> PLH	CLK	Any Q	4	19	4	15	ns
t <sub>PHL</sub>	OLK	Ally Q	6	25	6	20	115
t <sub>PLH</sub>	ENT	RCO	3	18	3	13	ns
<sup>t</sup> PHL	ENI	KCO	3	17	3	13	115
to	CLR	Any Q	8	27	8	24	ns
<sup>t</sup> PHL	CLR	RCO	11	32	11	23	115

# switching characteristics over recommended operating conditions (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54ALS162B SN54ALS163B		SN74AL	UNIT	
	(1141 01)	(0011 01)	MIN	MAX	MIN	MAX	
f <sub>max</sub>			22		40		MHz
<sup>t</sup> PLH	CLK	RCO	5	25	5	20	ns
<sup>t</sup> PHL	OLK	RCO	5	25	5	20	115
<sup>t</sup> PLH	CLK	Any Q	4	18	4	15	ns
<sup>t</sup> PHL	OLK	Ally Q	6	25	6	20	110
t <sub>PLH</sub>	ENT	RCO	3	16	3	13	ns
<sup>t</sup> PHL	LINI	NOO	3	16	3	13	110



SDAS276A - DECEMBER 1994 - REVISED JULY 2000

#### recommended operating conditions

		SN54AS161 SN74AS161 SN54AS163 SN74AS163			UNIT			
		MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
V <sub>IL</sub>	Low-level input voltage			0.8			0.8	V
ІОН	High-level output current			-2			-2	mA
loL	Low-level output current			20			20	mA
TA	Operating free-air temperature	-55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CO	TEST CONDITIONS		SN54AS161 SN54AS163			174AS16 174AS16		UNIT
				MIN	TYP†	MAX	MIN	TYP†	MAX	
VIK		$V_{CC} = 4.5 \text{ V},$	$I_{ } = -18 \text{ mA}$			-1.2			-1.2	V
Vон		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$	V <sub>CC</sub> -2	2		V <sub>CC</sub> -2	2		V
VOL		V <sub>CC</sub> = 4.5 V,	$I_{OL} = 20 \text{ mA}$		0.25	0.5		0.25	0.5	V
	LOAD					0.3			0.3	
l <sub>l</sub>	ENT	$V_{CC} = 5.5 V$ ,	$V_I = 7 V$			0.2			0.2	mA
	All others	1				0.1			0.1	
	LOAD					60			60	
ΙΗ	ENT	V <sub>CC</sub> = 5.5 V,	$V_{I} = 2.7 \ V$			40			40	μΑ
	All others	1				20			20	
	LOAD					-1.5			-1.5	
I₁∟	ENT	V <sub>CC</sub> = 5.5 V,	$V_{I} = 0.4 \ V$			-1			-1	mA
	All others	]				-0.5			-0.5	
I <sub>O</sub> ‡		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-30		-112	-30		-112	mA
Icc		V <sub>CC</sub> = 5.5 V			35	53		35	53	mA

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

SDAS276A - DECEMBER 1994 - REVISED JULY 2000

#### timing requirements over recommended operating conditions (see Figure 1)

				SN54AS161 SN54AS163	-	SN74AS161 SN74AS163		UNIT
				MIN	MAX	MIN	MAX	
fclock	Clock frequency				65		75	MHz
	Pulse duration	CLR high or low		7.7		6.7		no
t <sub>W</sub>	Puise duration	'AS161	CLR low	10		8		ns
		A, B, C, D		10		8		
		LOAD		10		8		
l.	Satura tima hafara CLKA	ENP, ENT		10		8		
t <sub>su</sub>	Setup time, before CLK↑	'AS161	CLR inactive	10		8		ns
		'A C 1 C 2	CLR low	14		12		
		'AS163	CLR high (inactive)	10		9		
t <sub>h</sub>	Hold time, all synchronous input	s after CLK↑		2		0		ns

# switching characteristics over recommended operating conditions (see Figure 1)

PARAMETER	FROM	то	SN54A	S161	SN74A	S161	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNIT
f <sub>max</sub>			65*		75		MHz
<b>t</b> =	CLK	RCO (with LOAD high)	1	8.5	1	8	ns
<sup>t</sup> PLH	OLK	RCO (with LOAD low)	3	17.5	3	16.5	115
<sup>t</sup> PHL	CLK	RCO	2	14	2	12.5	ns
<sup>t</sup> PLH	CLK	Any	1	7.5	1	7	ns
<sup>t</sup> PHL	CLK	Any Q	2	14	2	13	115
<sup>t</sup> PLH	ENIT	RCO	1.5	10	1.5	9	ns
<sup>t</sup> PHL	ENT	RCO	1	9.5	1	8.5	115
to::	CLR	Any Q	2	14	2	13	ns
<sup>t</sup> PHL	OLK	RCO	2	14	2	12.5	115

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

#### switching characteristics over recommended operating conditions (see Figure 1)


PARAMETER	FROM	то	SN54AS163		SN74A	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNII
f <sub>max</sub>			65*		75		MHz
t	CLK	RCO (with LOAD high)	1	8.5	1	8	ns
<sup>t</sup> PLH	CLK	RCO (with LOAD low)	3	17.5	3	16.5	115
t <sub>PHL</sub>	CLK	RCO	2	14	2	12.5	ns
t <sub>PLH</sub>	CLK	Any O	1	7.5	1	7	ns
t <sub>PHL</sub>	CLK	Any Q	2	14	2	13	115
t <sub>PLH</sub>	ENT	RCO	1.5	10	1.5	9	ne
t <sub>PHL</sub>	LINI	NOO	1	9.5	1	8.5	ns

 $<sup>^{\</sup>star}$  On products compliant to MIL-PRF-38535, this parameter is not production tested.



SDAS276A - DECEMBER 1994 - REVISED JULY 2000

#### PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics:  $PRR \le 1$  MHz,  $t_f = t_f = 2$  ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



#### **APPLICATION INFORMATION**

#### n-bit synchronous counters

This application demonstrates how the ripple-mode carry circuit (see Figure 2) and the carry look-ahead circuit (see Figure 3) can be used to implement a high-speed n-bit counter. The SN54ALS162B counts in BCD. The 'ALS161B, 'AS161, 'ALS163B, and 'AS163 devices count in binary. When additional stages are added, the f<sub>max</sub> decreases in Figure 2, but remains unchanged in Figure 3.




Figure 2. Ripple-Mode Carry Circuit

Figure 3. Carry Look-Ahead Circuit



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated