



## SD1730 (TH560)

### RF POWER BIPOLAR TRANSISTORS HF SSB APPLICATIONS

#### FEATURES SUMMARY

- OPTIMIZED FOR SSB
- 30 MHz
- 28 VOLTS
- IMD -30 dB
- EFFICIENCY 40%
- COMMON EMITTER
- GOLD METALLIZATION
- $P_{OUT} = 220$  W PEP WITH 12 dB GAIN

#### DESCRIPTION

The SD1730 is a 28 V epitaxial silicon NPN planar transistor designed primarily for SSB and VHF communications. The device utilizes emitter ballasting for improved ruggedness and reliability.

Figure 1. Package




Figure 2. Pin Connection




Table 1. Order Codes

Order Codes	Marking	Package	Packaging
SD1730 (TH560)	SD1730	M174	PLASTIC TRAYS

## SD1730 (TH560)

**Table 2. Absolute Maximum Ratings ( $T_{\text{case}} = 25^{\circ}\text{C}$ )**

Symbol	Parameter	Value	Unit
$V_{\text{CBO}}$	Collector-Base Voltage	70	V
$V_{\text{CEO}}$	Collector-Emitter Voltage	35	V
$V_{\text{EBO}}$	Emitter-Base Voltage	4.0	V
$I_{\text{C}}$	Device Current	16	A
$P_{\text{DISS}}$	Power Dissipation	320	W
$T_{\text{J}}$	Junction Temperature	+200	$^{\circ}\text{C}$
$T_{\text{STG}}$	Storage Temperature	- 65 to +150	$^{\circ}\text{C}$

**Table 3. Thermal Data**

Symbol	Parameter	Value	Unit
$R_{\text{TH(j-c)}}$	Junction-Case Thermal Resistance	0.6	$^{\circ}\text{C}/\text{W}$

## ELECTRICAL SPECIFICATIONS ( $T_{\text{case}} = 25^{\circ}\text{C}$ )

**Table 4. Static**

Symbol	Test Conditions	Value			Unit
		Min.	Typ.	Max.	
$BV_{\text{CES}}$	$I_{\text{C}} = 100 \text{ mA}; V_{\text{BE}} = 0 \text{ V}$	70	—	—	V
$BV_{\text{CEO}}$	$I_{\text{C}} = 200 \text{ mA}; I_{\text{B}} = 0 \text{ mA}$	35	—	—	V
$BV_{\text{EBO}}$	$I_{\text{E}} = 20 \text{ mA}; I_{\text{C}} = 0 \text{ mA}$	4.0	—	—	V
$I_{\text{CEO}}$	$V_{\text{CE}} = 30 \text{ V}; I_{\text{E}} = 0 \text{ mA}$	—	—	5	mA
$I_{\text{CES}}$	$V_{\text{CE}} = 35 \text{ V}; I_{\text{E}} = 0 \text{ mA}$	—	—	5	mA
$h_{\text{FE}}$	$V_{\text{CE}} = 5 \text{ V}; I_{\text{C}} = 7 \text{ A}$	15	—	60	—

**Table 5. Dynamic**

Symbol	Test Conditions	Value			Unit
		Min.	Typ.	Max.	
$P_{\text{OUT}}$	$f = 30 \text{ MHz}; V_{\text{CE}} = 28 \text{ V}; I_{\text{CQ}} = 750 \text{ mA}$	220	—	—	W
$P_{\text{G}}^{(1)}$	$P_{\text{OUT}} = 220 \text{ W PEP}; V_{\text{CE}} = 28 \text{ V}; I_{\text{CQ}} = 750 \text{ mA}$	12	—	—	dB
$\text{IMD}^{(1)}$	$P_{\text{OUT}} = 220 \text{ W PEP}; V_{\text{CE}} = 28 \text{ V}; I_{\text{CQ}} = 750 \text{ mA}$	—	—	-30	dBc
$\eta_{\text{c}}^{(1)}$	$P_{\text{OUT}} = 220 \text{ W PEP}; V_{\text{CE}} = 28 \text{ V}; I_{\text{CQ}} = 750 \text{ mA}$	40	—	—	%
$C_{\text{OB}}$	$f = 1 \text{ MHz}; V_{\text{CB}} = 28 \text{ V}$	—	450	—	pF
Load Mismatch	$P_{\text{OUT}} = 220 \text{ W PEP}; V_{\text{CE}} = 28 \text{ V}; I_{\text{CQ}} = 750 \text{ mA}$	—	$\infty:1$	—	VSWR

Note: 1.  $f_1 = 30.00 \text{ MHz}$ ,  $f_2 = 30.001 \text{ MHz}$

TYPICAL PERFORMANCE

Figure 3. Power Output PEP vs Power Input




Figure 4. Collector Efficiency vs Power Output PEP




Figure 5. Intermodulation Distortion vs Power Output PEP




Figure 6. Power Gain vs Power Output




Table 6. Impedance Data

FREQ.	Z <sub>IN</sub> (Ω)	Z <sub>CL</sub> (Ω)
30 MHz	1.15 + j 0.41	1.25 + j 1.92

## TEST CIRCUIT

Figure 7. Test Circuit





Table 7. Test Circuit


C1	180pF
C2, C4, C6, C8, C10, C12, C14, C16	Arco 428
C3	820pF
C5, C13	680pF
C7, C11	1.2nF
C9	1.5nF
C17, C22	470 $\mu$ F, 40V
C18	10nF
C19, C21, C23	1nF
C20, C24	100nF, 63V
L1	3 Turns, Diameter 10mm, 1.3mm Wire, Length 10mm
L2, L5	Hair Pin Copper foil 40 x 5mm, 0.2mm Thick
L3, L4	Hair Pin Copper Foil 10 x 5mm, 0.2mm Thick
L6	5 Turns, Diameter 10mm, 1.3mm Wire, Length 15mm
L7	3 Turns, Diameter 10mm, 1.3mm Wire, Length 25mm
L8	Choke
L9	Choke
L10	Choke

Figure 8. Test Circuit



BIAS CIRCUIT

Figure 9. Bias Circuit




## PACKAGE MECHANICAL

Table 8. M174 Mechanical Data

Symbol	millimeters			inches		
	Min	Typ	Max	Min	Typ	Max
A	5.59		5.84	0.220		0.230
B		3.18			0.125	
C	6.22		6.48	0.245		0.255
D	18.28		18.54	0.720		0.730
E		3.18			0.125	
F	24.64		24.89	0.970		0.980
G	12.57		12.83	0.495		0.505
H	0.08		0.18	0.003		0.007
I	2.29		2.79	0.090		0.110
J	4.06		4.45	0.160		0.175
K			7.11			0.280
L			26.67			1.050

Figure 10. M174 Package Dimensions



Note: Drawing is not to scale.

**REVISION HISTORY**

**Table 9. Revision History**

<b>Date</b>	<b>Revision</b>	<b>Description of Changes</b>
September-1994	1	First Issue
3-June-2004	2	Stylesheet update. No content change.



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.  
All other names are the property of their respective owners

© 2004 STMicroelectronics - All rights reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -  
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States

[www.st.com](http://www.st.com)