
- DOC<sup>™</sup> (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- *EPIC*<sup>™</sup> (Enhanced-Performance Implanted CMOS) Submicron Process
- Less Than 2-ns Maximum Propagation Delay at 2.5-V and 3.3-V V<sub>CC</sub>
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I<sub>OH</sub> and I<sub>OL</sub> of ±24 mA at 2.5-V V<sub>CC</sub>

- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Package Options Include Plastic Small-Outline (DW), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages

# description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical  $V_{OL}$  vs  $I_{OL}$  and  $V_{OH}$  vs  $I_{OH}$  curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOC) Circuitry Technology and Applications*, literature number SCEA009.





This octal buffer/driver is operational at 1.2-V to 3.6-V  $V_{CC}$ , but is designed specifically for 1.65-V to 3.6-V  $V_{CC}$  operation.

The SN74AVC244 is organized as two 4-bit line drivers with separate output-enable ( $\overline{OE}$ ) inputs. When  $\overline{OE}$  is low, the device passes data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

DOC and EPIC are trademarks of Texas Instruments Incorporated



<sup>•</sup> Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications

# SN74AVC244 OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS SCES261C – APRIL 1999 – REVISED FEBRUARY 2000

# description (continued)

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVC244 is characterized for operation from -40°C to 85°C.


# terminal assignments

DGV, DW, OR PW PACKAGE (TOP VIEW)									
1 <u>0</u> E [ 1A1 [ 2Y4 [ 1A2 [	1 2 3 4	20 19 18 17	V <sub>CC</sub>   2OE   1Y1   2A4						
2Y3 [ 1A3 [	4 5 6	17 16 15	] 1Y2 ] 2A3						
2Y2 [ 1A4 [ 2Y1 [ GND [	7 8 9 10	14 13 12	] 1Y3 ] 2A2 ] 1Y4 ] 2A1						
ן טאט		11							

FUNCTION TABLE (each 4-bit buffer/driver)

INP	UTS	OUTPUT
OE	Α	Y
L	Н	Н
L	L	L
Н	Х	Z


logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



# logic diagram (positive logic)



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1) Voltage range applied to any output in the high-impedance or power-off state, V <sub>O</sub>	
(see Note 1)	–0.5 V to 4.6 V
Voltage range applied to any output in the high or low state, $V_{O}$	
(see Notes 1 and 2)	–0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	
Continuous output current, I <sub>O</sub>	
Continuous current through each V <sub>CC</sub> or GND	
Package thermal impedance, $\theta_{JA}$ (see Note 3): DGV package	
DW package	
PW package	
Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

3. The package thermal impedance is calculated in accordance with JESD 51.



# SN74AVC244 OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES261C - APRIL 1999 - REVISED FEBRUARY 2000

## recommended operating conditions (see Note 4)

			MIN	MAX	UNI	
	Quere have the sec	Operating	1.4	3.6	V	
VCC	Supply voltage	Data retention only	1.2		V	
		V <sub>CC</sub> = 1.2 V	VCC			
VIH		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	$0.65 \times V_{CC}$			
		$0.65 \times V_{CC}$		V		
		$V_{CC}$ = 2.3 V to 2.7 V	1.7			
		$V_{CC} = 3 V \text{ to } 3.6 V$	2			
		V <sub>CC</sub> = 1.2 V		GND		
		$V_{CC} = 1.4 V \text{ to } 1.6 V$		$0.35 \times V_{CC}$		
VIL	Low-level input voltage			$0.35 \times V_{CC}$	V	
		$V_{CC}$ = 2.3 V to 2.7 V		0.7	1	
		$V_{CC} = 3 V \text{ to } 3.6 V$		0.8		
VI	Input voltage		0	3.6	V	
Ve	Output voltage	Active state	0	VCC	v	
Vo	Output voltage	3-state	0	3.6		
		V <sub>CC</sub> = 1.4 V to 1.6 V		-2		
	Static high lovel output ourreast <sup>†</sup>	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		-4		
IOHS	Static high-level output current l	$V_{CC}$ = 2.3 V to 2.7 V		-8	mA	
		$V_{CC} = 3 V \text{ to } 3.6 V$		-12	1	
		V <sub>CC</sub> = 1.4 V to 1.6 V		2		
1	$V_{CC} = 1.65 \text{ V tr}$	V <sub>CC</sub> = 1.65 V to 1.95 V		4	1	
IOLS	Static low-level output current <sup>†</sup>	$V_{CC}$ = 2.3 V to 2.7 V		8	mA	
		$V_{CC} = 3 V \text{ to } 3.6 V$	V <sub>CC</sub> = 3 V to 3.6 V 1			
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 1.4 V to 3.6 V		5	ns/	
TA	Operating free-air temperature	•	-40	85	°C	

<sup>†</sup> Dynamic drive capability is equivalent to standard outputs with I<sub>OH</sub> and I<sub>OL</sub> of ±24 mA at 2.5-V V<sub>CC</sub>. See Figure 1 for V<sub>OL</sub> vs I<sub>OL</sub> and V<sub>OH</sub> vs I<sub>OH</sub> characteristics. Refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOC) Circuitry Technology and Applications*, literature number SCEA009.

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



# **SN74AVC244 OCTAL BUFFER/DRIVER** WITH 3-STATE OUTPUTS

SCES261C - APRIL 1999 - REVISED FEBRUARY 2000

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	Vcc	MIN	TYP†	MAX	UNIT	
		I <sub>OHS</sub> = -100 μA		1.4 V to 3.6 V	V <sub>CC</sub> -0.2	2			
		$I_{OHS} = -2 \text{ mA},$	V <sub>IH</sub> = 0.91 V	1.4 V	1.05				
∨он		$I_{OHS} = -4 \text{ mA},$	V <sub>IH</sub> = 1.07 V	1.65 V	1.2			V	
		I <sub>OHS</sub> = –8 mA,	V <sub>IH</sub> = 1.7 V	2.3 V	1.75				
		I <sub>OHS</sub> = -12 mA,	V <sub>IH</sub> = 2 V	3 V	2.3				
		I <sub>OLS</sub> = 100 μA		1.4 V to 3.6 V			0.2		
		$I_{OLS} = 2 \text{ mA},$	V <sub>IL</sub> = 0.49 V	1.4 V			0.4		
V <sub>OL</sub>		I <sub>OLS</sub> = 4 mA,	V <sub>IL</sub> = 0.57 V	1.65 V			0.45	V	
		I <sub>OLS</sub> = 8 mA,	$V_{IL} = 0.7 V$	2.3 V			0.55		
		I <sub>OLS</sub> = 12 mA,	$V_{IL} = 0.8 V$	3 V			0.7		
Ц	Control inputs	$V_{I} = V_{CC} \text{ or } GND$		3.6 V			±2.5	μΑ	
loff		$V_{I} \text{ or } V_{O} = 3.6 \text{ V}$		0			±10	μA	
IOZ		$V_{O} = V_{CC} \text{ or } GND$		3.6 V			±12.5	μA	
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μΑ	
	Control inputs			2.5 V					
Ci	Control inputs	$V_{I} = V_{CC}$ or GND		3.3 V				pF	
Ci	Data inputs			2.5 V					
	Data inputs			3.3 V					
C	Outpute			2.5 V				рĘ	
Co	Outputs		$V_{O} = V_{CC} \text{ or } GND$					pF	

<sup>†</sup> Typical values are measured at  $T_A = 25^{\circ}C$ .

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)


РА	RAMETER	FROM (INPUT)	(OUTPUT)	V <sub>CC</sub> = 1.2 V	V <sub>CC</sub> = ± 0.1	1.5 V 1 V	V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
				TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	<sup>t</sup> pd	А	Y										ns
	t <sub>en</sub>	ŌE	Y										ns
	<sup>t</sup> dis	ŌĒ	Y										ns

# operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT	
		Power dissipation	Outputs enabled	C <sub>I</sub> = 0. f = 10 MHz				рF
Ľ	pd	capacitance	Outputs disabled	C <sub>L</sub> = 0, f = 10 MHz				рг








- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
    C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>f</sub> ≤ 2 ns, t<sub>f</sub> ≤ 2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tPLZ and tPHZ are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

### Figure 2. Load Circuit and Voltage Waveforms






- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
    Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
    All input pulses are supplied by generators begins the following except rights: DRP < 10 MHz 7a = 50.0 t < 2 no t <
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

## Figure 3. Load Circuit and Voltage Waveforms








- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
    C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>f</sub> ≤ 2 ns, t<sub>f</sub> ≤ 2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLz and tpHz are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tPLH and tPHL are the same as tpd.

#### Figure 4. Load Circuit and Voltage Waveforms





- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tPLZ and tPHZ are the same as tdis.
  - F.  $t_{P7I}$  and  $t_{P7H}$  are the same as  $t_{en}$ .
  - G. tpLH and tpHL are the same as  $t_{pd}$ .

### Figure 5. Load Circuit and Voltage Waveforms

