MICHON

MT5LC1005 256K x 4 SRAM

ADVANCE

SRAM

256K x 4 SRAM

LOW VOLTAGE WITH OUTPUT **ENABLE**

FEATURES

OPTIONS

- All I/O pins are 5V tolerant
- High speed: 15, 17, 20, 25, 35 and 45ns
- High-performance, low-power, CMOS double-metal
- Single +3.3V ±0.3V power supply
- Easy memory expansion with CE and OE options
- All inputs and outputs are TTL-compatible
- Fast OE access time: 8ns
- Complies to JEDEC low-voltage TTL standards

MARKING

01 110110	MINIMA
Timing	
15ns access	-15
17ns access	-17
20ns access	-20
25ns access	-25
35ns access	-35
45ns access	-45
Packages	
Plastic DIP (400 mil)	None
Plastic SOJ (400 mil)	DJ
Plastic SOJ (300 mil)	SĴ
2V data retention	L
• 2V data retention, low power	LP
Temperature	
Commercial (0°C to +70°C)	None
Industrial (-40°C to +85°C)	IT
Automotive (-40°C to +125°C) AT
Extended (-55°C to +125°C	
• Part Number Example: MT5L	C1005DJ-35 LP

NOTE: Not all combinations of operating temperature, speed, data retention and low power are necessarily available. Please contact the factory for availability of specific part number combinations.

GENERAL DESCRIPTION

The MT5LC1005 is organized as a 262,144 x 4 SRAM using a four-transistor memory cell with a high-speed, lowpower CMOS process. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable (CE) capability. This enhancement can place the outputs in High-Z for additional flexibility in system design.

PIN	PIN ASSIGNMENT (Top View)										
28-Pi (SA		28-Pin SOJ (SD-3) (SD-2)									
A7 [1 A8 [2 A9 [3 A10 [4 A11 [5 A12 [6 A13 [7 A14 [8 A15 [9 A16 [10 A17 [11 CE [12 OE [13 Vss [14	28 Voc 27 A6 26 A5 25 A4 24 A3 23 A2 22 A1 21 A0 20 NC 19 DQ4 18 DQ3 17 DQ2 16 DQ1 15 WE	A7	28 J Voc 27 J A6 26 J A5 25 J A4 24 J A3 23 J A2 22 J A1 21 J A0 20 J NC 19 J DO4 18 J DO3 17 J DO2 16 J DO2 16 J WE								


Writing to this device is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH while output enable (\overline{OE}) and CE are LOW. The device offers a reduced power standby mode when disabled. This allows system designers to meet low standby power requirements.

The "LP" version provides a reduction in both CMOS standby current (ISB2) and TTL standby current (ISB1) over the standard part. This is achieved through the use of gated inputs on the WE, OE and address lines, which also facilitates the design of battery-backed systems. That is, the gated inputs simplify the design effort and circuitry required to protect against inadvertent battery current drain during power-down, when inputs may be at undefined

All devices operate from a single +3.3V power supply and all inputs and outputs are fully TTL-compatible and 5V tolerant. These low-voltage parts are ideal for mixed 3.3V and 5V systems.

3.3 VOLT SRAM

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	0E	CE	WE	DQ	POWER
STANDBY	Х	Н	Х	HIGH-Z	STANDBY
READ	L	L	Н	Q	ACTIVE
NOT SELECTED	Н	L	Н	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

ADVANCE

MT5LC1005 256K x 4 SRAM

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss	0.5V to +4.6V
V _{IN}	0.5V to +6.0V
Storage Temperature (plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \le T_{A} \le 70^{\circ}C; Vcc = 3.3V \pm 0.3V)$

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.0	5.5	٧	1, 2
Input Low (Logic 0) Voltage		VIL	-0.3	0.8	V	1, 2
Input Leakage Current	0V ≤ VIN ≤ VCC	ILı	-1	1	μΑ	
Output Leakage Current	Output(s) disabled 0V ≤ Voυτ ≤ Vcc	ILo	-1	1	μА	
Output High Voltage	Iон = -4.0mA	Voн	2.4		V	1
Output Low Voltage	loL = 8.0mA	Vol		0.4	٧	1
Supply Voltage		Vcc	3.0	3.6	٧	1

				MAX							
DESCRIPTION	CONDITIONS	SYMBOL	VER	-15	-17	-20	-25	-35	-45	UNITS	NOTES
Power Supply Current: Operating	CE ≤ V _{IL} ; Vcc = MAX outputs open f = MAX = 1/¹RC	Icc	ALL	85	75	65	55	45	40	mA	3, 15
Power Supply Current: Standby	CE ≥ Viii; Vcc = MAX outputs open f = MAX = 1/BC	ISB1	STD, L	20 500	18 500	14 500	12 500	8 500	6 500	mA μA	
	CE ≥ Vcc - 0.2V; Vcc = MAX	lone	STD, L	300	300	300	300	300	300	μA	
	$VCC = IVIAX$ $VIN \ge VCC - 0.2V \text{ or}$ $VIN \le Vss + 0.2V$	ISB2	LP	100	100	100	100	100	100	μΑ	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1 MHz	Cı	8	pF	4
Output Capacitance	Vcc = 3.3V	Со	8	pF	4

MT5LC1005 256K x 4 SRAM



ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5, 13) (0°C \leq T_A \leq 70°C; Vcc = 3.3V \pm 0.3%)

DESCRIPTION		-1	15	-1	7	-2	20	-2	25	-3	15	-4	15		
	SYM	MIN	MAX	UNITS	NOTES										
READ Cycle															
READ cycle time	^t RC	15		17		20		25		35		45		ns	
Address access time	†AA		15		17		20		25		35		45	ns	
Chip Enable access time	†ACE		15		17		20		25		35		45	ns	
Output hold from address change	tОН	3		3		3		5		5		5		ns	
Chip Enable to output in Low-Z	†LZCE	5		5		3		5		5		5		ns	7
Chip disable to output in High-Z	tHZCE		6		7		8		10		15		18	ns	6, 7
Chip Enable to power-up time	^t PU	0		0		0		0		0		0		ns	
Chip disable to power-down time	¹PD		15		17		20		25		35		45	ns	
Output Enable access time	tAOE		5		5		4		8		12		15	ns	
Output Enable to output in Low-Z	ILZOE	0		0		0		0		0		0		ns	
Output disable to output in High-Z	†HZ0E		5		5		4		10		12		15	ns	6
WRITE Cycle															
WRITE cycle time	tWC	15		17		20		25		35		45		ns	<u></u>
Chip Enable to end of write	†CW	10		12		12		15		20		25		ns	
Address valid to end of write	^t AW	10		12		12		15		20		25		ns	<u> </u>
Address setup time	t _{AS}	0		0		0		0		0		0		ns	
Address hold from end of write	†AH	0		0		0		0		0		0		ns	
WRITE pulse width	tWP1	9		12		12		15		20		25		ns	
WRITE pulse width	tWP2	12		8		15		15		20		25		ns	
Data setup time	tDS.	7		7		8		10		15		20		ns	
Data hold time	†DH	0		0		0		0		0		0		ns	
Write disable to output in Low-Z	†LZWE	3		3		3		5		5		5		ns	7
Write Enable to output in High-Z	tHZWE		6		7		8		10		15		18	ns	6, 7

ADVANCE

NORUN

MT5LC1005 256K x 4 SRAM

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD **EQUIVALENT**

Fig. 2 OUTPUT LOAD **EQUIVALENT**

NOTES

- 1. All voltages referenced to Vss (GND).
- 2. Overshoot: $V_{IH} \le +6.0V$ for $t \le {}^{t}RC/2$ Undershoot: $Vil \ge -2.0V$ for $t \le {}^{t}RC/2$ Power-up: $V_{IH} \le +6.0V$ and $V_{CC} \le 3.1V$ for $t \le 200$ msec.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- 6. HZCE, HZOE and HZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ±200mV from steady state voltage.
- 7. At any given temperature and voltage condition, tHZCE is less than tLZCE, and tHZWE is less than tLZWE.


- 8. WE is HIGH for READ cycle.
- 9. Device is continuously selected. All chip enables and output enables are held in their active state.
- 10. Address valid prior to, or coincident with, latest occurring chip enable.
- 11. †RC = Read Cycle Time.
- 12. Chip enable and write enable can initiate and terminate a WRITE cycle.
- 13. Contact Micron for IT/AT/XT timing and current specifications; they may differ from the commercial temperature range specifications shown in this data
- 14. Typical values are measured at 3.3V, 25°C and 25ns cycle time.
- 15. Typical currents are measured at 25°C.

DATA RETENTION ELECTRICAL CHARACTERISTICS (L and LP versions only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data	····	VDR	2			V	
Data Retention Current L version	CE ≥ Vcc -0.2V Other inputs: VIN ≥ Vcc -0.2V or VIN ≤ Vss+0.2V Vcc = 2V	ICCDR		TBD	50	μА	15
Data Retention Current LP version	CE ≥ Vcc -0.2V Vcc = 2V	ICCDR	·- · · · · · · · · · · · · · · · · · ·	TBD	50	μА	15
Chip Deselect to Data Retention Time		†CDR	0			ns	4
Operation Recovery Time		^t R	†RC			ns	4, 11


MT5LC1005 256K x 4 SRAM

LOW Vcc DATA RETENTION WAVEFORM



READ CYCLE NO. 18,9 ^tRC ADDR **VALID** †AA ^tOH DATA VALID PREVIOUS DATA VALID Q

READ CYCLE NO. 27,8,10




MT5LC1005 REV. 12/93


MT5LC1005 256K x 4 SRAM

ADVANCE

WRITE CYCLE NO. 1 12 (Chip Enable Controlled)



WRITE CYCLE NO. 2 12 (Write Enable Controlled)



DON'T CARE


W UNDEFINED

NOTE: Output enable (OE) is inactive (HIGH).

ADVANCE

MT5LC1005 256K x 4 SRAM

WRITE CYCLE NO. 37, 12 (Write Enable Controlled)



Output enable (OE) is active (LOW). NOTE:

3.3 VOLT SRAM

W UNDEFINED