

#### **Features**

- 1,048,576 word by 16 bit organization
- Single 3.3V  $\pm$  0.3V or 5.0V  $\pm$  0.5V power supply
- Standard Power (SP) and Low Power (LP)
- 1024 Refresh Cycles
  - 16 ms Refresh Rate (SP version)
  - 128 ms Refresh Rate (LP version)
- · High Performance:

		-50	-60	Units
t <sub>RAC</sub>	RAS Access Time	50	60	ns
t <sub>CAC</sub>	CAS Access Time	13	15	ns
t <sub>AA</sub>	Column Address Access Time	25	30	ns
t <sub>RC</sub>	Cycle Time	95	110	ns
t <sub>PC</sub>	Fast Page Mode Cycle Time	35	40	ns

- Low Power Dissipation
  - Active (max) 120 mA / 100 mA
  - Standby: TTL Inputs (max) 2.0 mA
  - Standby: CMOS Inputs (max)
    - 1.0 mA (SP version)
    - 0.1 mA (LP version)
  - Self Refresh (LP version only)
    - 200µA (3.3 Volt)
    - 300µA (5.0 Volt)
- 2 CAS
- · Read-Modify-Write
- RAS Only and CAS before RAS
- · Hidden Refresh
- · Package:
  - TSOP-II 50/44 (400mil x 825mil)
  - SOJ 42/42 (400mil)

#### **Description**

The IBM0118160 is a dynamic RAM organized 1,048,576 words by 16 bits, which has a very low "sleep mode" power consumption option. These devices are fabricated in IBM's advanced  $0.5\mu m$  CMOS silicon gate process technology. The circuit and process have been carefully designed to pro-

vide high performance, low power dissipation, and high reliability. The devices operate with a single  $3.3V\pm0.3V$  or  $5.0V\pm0.5V$  power supply. The 20 addresses required to access any bit of data are multiplexed (10 are strobed with  $\overline{RAS}$ , 10 are strobed with  $\overline{CAS}$ ).

#### Pin Assignments (Top View)

50/44 TSOP	42/42	2 SOJ
Vcc	Vcc [ 1	42   Vss 41   1015 40   1014 39   1013 38   1012 37   Vss 36   1011 35   1010 34   109 33   108 32   NC 31   LCAS 30   UCAS 29   OE 28   A9 27   A8 26   A7 25   A6 24   A5 23   A4 22   Vss

#### **Pin Description**

RAS	Row Address Strobe
LCAS / UCAS	L/U Column Address Strobe
WE	Read/Write Input
A0 - A9	Address Inputs
ŌĒ	Output Enable
I/O0 - I/O15	Data Input/Output
V <sub>cc</sub>	Power (+3.3V or +5.0V)
$V_{SS}$	Ground




## **Ordering Information**

Part Number	SP / LP	Self Refresh	Power Supply	Speed	Package	Notes
IBM0118160T3 -50	SP	No	5.0V	50ns	400mil TSOP-II 50/44	1
IBM0118160T3 -60	SP	No	5.0V	60ns	400mil TSOP-II 50/44	1
IBM0118160BT3 -50	SP	No	3.3V	50ns	400mil TSOP-II 50/44	1
IBM0118160BT3 -60	SP	No	3.3V	60ns	400mil TSOP-II 50/44	1
IBM0118160J3 -50	SP	No	5.0V	50ns	400mil SOJ 42/42	1
IBM0118160J3 -60	SP	No	5.0V	60ns	400mil SOJ 42/42	1
IBM0118160BJ3 -50	SP	No	3.3V	50ns	400mil SOJ 42/42	1
IBM0118160BJ3 -60	SP	No	3.3V	60ns	400mil SOJ 42/42	1
IBM0118160MT3 -50	LP	Yes	5.0V	50ns	400mil TSOP-II 50/44	1
IBM0118160MT3 -60	LP	Yes	5.0V	60ns	400mil TSOP-II 50/44	1
IBM0118160PT3 -50	LP	Yes	3.3V	50ns	400mil TSOP-II 50/44	1
IBM0118160PT3 -60	LP	Yes	3.3V	60ns	400mil TSOP-II 50/44	1
IBM0118160MJ3 -50	LP	Yes	5.0V	50ns	400mil SOJ 42/42	1
IBM0118160MJ3 -60	LP	Yes	5.0V	60ns	400mil SOJ 42/42	1
IBM0118160PJ3 -50	LP	Yes	3.3V	50ns	400mil SOJ 42/42	1
IBM0118160PJ3 -60	LP	Yes	3.3V	60ns	400mil SOJ 42/42	1

<sup>1.</sup> SP = Standard Power version (IBM0118160 and IBM0118160B); LP = Low Power version (IBM0118160M and IBM00118160P)



## **Block Diagram**





**Truth Table** 

Function		RAS	LCAS	UCAS	WE	ŌĒ	Row Address	Column Address	I/O0 - I/O15
Standby		Н	Н→Х	Н→Х	Χ	Χ	Χ	Χ	High Impedance
Read: Word		L	L	L	Н	L	Row	Col	Data Out
Read: Lower Byte		L	L	Н	Н	L	Row	Col	Lower Byte: Data Out Upper Byte: High-Z
Read: Upper Byte		L	Н	L	Н	L	Row	Col	Lower Byte: High-Z Upper Byte: Data Out
Write: Word Early-Write		L	L	L	L	X	Row	Col	Data In
Write: Lower Byte Early-Write		L	L	Н	L	Х	Row	Col	Lower Byte: Data In Upper Byte: High-Z
Write: Upper Byte Early-Write		L	Н	L	L	X	Row	Col	Lower Byte: High-Z Upper Byte: Data In
Read-Modify-Write		L	L	L	H→L	L→H	Row	Col	Data Out, Data In
Fast Page Mode	1st Cycle	L	H→L	H→L	Н	L	Row	Col	Data Out
Read	2nd Cycle	L	H→L	H→L	Н	L	N/A	Col	Data Out
Fast Page Mode	1st Cycle	L	H→L	H→L	L	Χ	Row	Col	Data In
Write	2nd Cycle	L	H→L	H→L	L	Х	N/A	Col	Data In
Fast Page Mode	1st Cycle	L	H→L	H→L	H→L	L→H	Row	Col	Data Out, Data In
Read-Modify-Write	2nd Cycle	L	H→L	H→L	H→L	L→H	N/A	Col	Data Out, Data In
RAS-Only Refresh	·····	L	Н	Н	Х	Χ	Row	N/A	High Impedance
CAS-Before-RAS Refresh		H→L	L	L	Н	Х	Х	N/A	High Impedance
	Read	L→H→L	L	L	Н	L	Row	Col	Data Out
Hidden Refresh	Write	L→H→L	L	L	L→H	Х	Row	Col	Data In
Self Refresh (LP version only	)	H→L	L	L	Н	Х	Х	Χ	High Impedance



#### **Absolute Maximum Ratings**

C. mahad	Down-ster.	Ra	ting	Llaita	Niedes
Symbol	Parameter	3.3 Volt Device	5.0 Volt Device	Units	Notes
V <sub>cc</sub>	Power Supply Voltage	-0.5 to +4.6	-1.0 to +7.0	٧	1
$V_{IN}$	Input Voltage	-0.5 to min (V <sub>CC</sub> +0.5, 4.6)	-0.5 to min (V <sub>CC</sub> +0.5, 7.0)	٧	1
V <sub>OUT</sub>	Output Voltage	-0.5 to min (V <sub>CC</sub> +0.5, 4.6)	-0.5 to min (V <sub>CC</sub> +0.5, 7.0)	٧	1
T <sub>OPR</sub>	Operating Temperature	0 to +70	0 to +70	°C	1
T <sub>STG</sub>	Storage Temperature	-55 to +150	-55 to +150	°C	1
P <sub>D</sub>	Power Dissipation	1.0	1.0	W	1
I <sub>OUT</sub>	Short Circuit Output Current	50	50	mA	1

<sup>1.</sup> Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability

#### Recommended DC Operating Conditions (T<sub>A</sub>= 0 to 70°C)

C	D	3	.3 Volt Devic	:e	5	i.0 Volt Devic	е		NI-1
•	Symbol Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Units	Notes
V <sub>cc</sub>	Supply Voltage	3.0	3.3	3.6	4.5	5.0	5.5	V	1
$V_{IH}$	Input High Voltage	2.0	_	V <sub>CC</sub> + 0.5	2.4	_	V <sub>CC</sub> + 0.5	٧	1, 2
V <sub>IL</sub>	Input Low Voltage	-0.5		0.8	-0.5	_	0.8	٧	1, 2

<sup>1.</sup> All voltages referenced to V<sub>SS</sub>.

#### **Capacitance** ( $T_A$ = 25°C, $V_{CC}$ = 3.3V $\pm$ 0.3V or $V_{CC}$ = 5.0V $\pm$ 0.5V)

Symbol	Parameter	Min.	Max.	Units	Notes
C <sub>I1</sub>	Input Capacitance (A0 - A9)	_	5	pF	1
C <sub>I2</sub>	Input Capacitance (RAS, LCAS, UCAS, WE, OE)	_	7	pF	1
Co	Output Capacitance (I/O0 - I/O15)	_	7	pF	1

<sup>1.</sup> Input capacitance measurements made with rise time shift method with  $\overline{CAS} = V_{IH}$  to disable output.

<sup>2.</sup> V<sub>IH</sub> may overshoot to V<sub>CC</sub> + 1.2V for pulse widths of ≤ 4.0ns with 3.3 Volt, or V<sub>CC</sub> + 2.0V for pulse widths of ≤ 4.0ns (or V<sub>CC</sub> + 1.0V for ≤ 8.0ns) with 5.0 Volt. Additionally, V<sub>IL</sub> may undershoot to -2.0V for pulse widths ≤ 4.0ns with 3.3 Volt, or to -2.0V for pulse widths ≤ 4.0ns (or -1.0V for ≤ 8.0ns) with 5.0 Volt. Pulse widths measured at 50% points with amplitude measured peak to DC reference.



### **DC Electrical Characteristics** ( $T_A$ = 0 to +70°C, $V_{CC}$ = 3.3V $\pm$ 0.3V or $V_{CC}$ = 5.0V $\pm$ 0.5V)

Symbol	Parameter		Min.	Max.	Units	Notes
I <sub>CC1</sub>	Operating Current Average Power Supply Operating Current	-50	_	120	mA	1, 2, 3
'CC1	(RAS, CAS, Address Cycling: t <sub>RC</sub> = t <sub>RC</sub> min.)	-60		100	IIIA	۱, ۷, ۵
I <sub>CC2</sub>	Standby Current (TTL)  Power Supply Standby Current  (RAS = CAS = V <sub>IH</sub> )		_	1	mA	
	RAS Only Refresh Current	-50		120		4.0
I <sub>CC3</sub>	Average Power Supply Current, $\overline{RAS}$ Only Mode ( $\overline{RAS}$ Cycling, $\overline{CAS}$ = $V_{IH}$ : $t_{RC}$ = $t_{RC}$ min)	-60	-	100	mA	1, 3
	Fast Page Mode Current	-50	_	30	^	1.0.0
I <sub>CC4</sub>	Average Power Supply Current (RAS = V <sub>IL</sub> , CAS, Address Cycling: t <sub>PC</sub> = t <sub>PC</sub> min)	-60		30	mA	1, 2, 3
1	Standby Current (CMOS)	SP version		1		
I <sub>CC5</sub>	Power Supply Standby Current (RAS = CAS = V <sub>CC</sub> - 0.2V)	LP version		0.1	mA	
	CAS Before RAS Refresh Current	-50	_	120	0	1.0
I <sub>CC6</sub>	Average Power Supply Current, $\overline{CAS}$ Before $\overline{RAS}$ Mode (RAS, CAS, Cycling: $t_{RC}$ = $t_{RC}$ min)	-60		100	mA	1, 3
	Self Refresh Current, LP version only	3.3V	_	200		
I <sub>CC7</sub>	Average Power Supply Current during Self Refresh CBR cycle with $\overline{RAS} \ge t_{RASS}$ (min); $\overline{CAS}$ held low; $\overline{WE} = V_{CC}$ - 0.2V; Addresses and $D_{IN} = V_{CC}$ - 0.2V or 0.2V.	5.0V	_	300	μА	
I <sub>I(L)</sub>	Input Leakage Current Input Leakage Current, any input $(0.0 \le V_{IN} \le (V_{CC} + 0.3V))$ , All Other Pins Not Under Test = 0	v	-5	+5	μА	
I <sub>O(L)</sub>	Output Leakage Current $(D_{OUT}$ is disabled, $0.0 \le V_{OUT} \le V_{CC})$		-5	+5	μА	
V <sub>OH</sub>	Output Level (TTL) Output "H" Level Voltage $(I_{OUT} = -2.0mA \text{ for } 3.3V, \text{ or } I_{OUT} = -5mA \text{ for } 5.0V)$		2.4	V <sub>cc</sub>	٧	
V <sub>OL</sub>	Output Level (TTL) Output "L" Level Voltage (I <sub>OUT</sub> = +2.0mA for 3.3V, or I <sub>OUT</sub> = +4.2mA for 5.0V)		0.0	0.4	٧	

<sup>1.</sup>  $I_{CC1},\,I_{CC3},\,I_{CC4}$  and  $I_{CC6}$  depend on cycle rate.

<sup>2.</sup>  $I_{CC1}$  and  $I_{CC4}$  depend on output loading. Specified values are obtained with the output open.

<sup>3.</sup> Address can be changed once or less while  $\overline{RAS} = V_{IL}$ . In the case of  $I_{CC4}$ , it can be changed once or less when  $\overline{CAS} = V_{IH}$ .



#### **AC Characteristics** ( $T_A = 0$ to +70°C, $V_{CC} = 3.3V$ 0.3V or $V_{CC} = 5.0V$ 0.5V)

- In initial pause of 200μs is required after power-up followed by 8 RAS only refresh cycles before proper device operation is achieved. In case of using the internal refresh counter, a minimum of 8 CAS before RAS refresh cycles instead of 8 RAS only refresh cycles is required.
- 2. AC measurements assume t<sub>T</sub>=5ns.
- 3. V<sub>IH</sub>(min.) and V<sub>IL</sub>(max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IH</sub> and V<sub>II</sub>.
- 4. When both LCAS and UCAS go low at the same time, all 16 bits of data are read/written into the device. LCAS and UCAS cannot be staggered within the same read/write cycle.

#### Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Symbol	Parameter		-50		-60	Units	Notes
Syllibol	raianietei	Min.	Max.	Min.	Max.	Office	NOTES
t <sub>RC</sub>	Random Read or Write Cycle Time	95	-	110	_	ns	
t <sub>RP</sub>	RAS Precharge Time	30	_	40	_	ns	
t <sub>CP</sub>	CAS Precharge Time	10	_	10	_	ns	
t <sub>RAS</sub>	RAS Pulse Width	50	10K	60	10K	ns	
t <sub>CAS</sub>	CAS Pulse Width	13	10K	15	10K	ns	
t <sub>ASR</sub>	Row Address Setup Time	0	_	0	_	ns	
t <sub>RAH</sub>	Row Address Hold Time	10	_	10		ns	************
t <sub>ASC</sub>	Column Address Setup Time	0	_	0	_	ns	
t <sub>CAH</sub>	Column Address Hold Time	10	_	10	_	ns	
t <sub>RCD</sub>	RAS to CAS Delay Time	20	37	20	45	ns	1
t <sub>RAD</sub>	RAS to Column Address Delay Time	15	25	15	30	ns	2
t <sub>RSH</sub>	RAS Hold Time	13	_	15	_	ns	
t <sub>CSH</sub>	CAS Hold Time	50	_	60		ns	**************
t <sub>CRP</sub>	CAS to RAS Precharge Time	5	_	5		ns	
t <sub>DZO</sub>	OE Delay Time from D <sub>IN</sub>	0	_	0	_	ns	3
t <sub>DZC</sub>	CAS Delay Time from D <sub>IN</sub>	0	_	0	_	ns	3
t <sub>T</sub>	Transition Time (Rise and Fall)	3	50	3	50	ns	4

Operation within the t<sub>RCD</sub>(max.) limit ensures that t<sub>RAC</sub>(max.) can be met. t<sub>RCD</sub>(max.) is specified as a reference point only. If t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub>(max.) limit, then access time is controlled by t<sub>CAC</sub>.

- 3. Either t<sub>DZC</sub> or t<sub>DZO</sub> must be satisfied.
- 4. AC measurements assume  $t_T$ =5ns.

Operation within the t<sub>RAD</sub>(max.) limit ensures that t<sub>RAD</sub>(max.) can be met. t<sub>RAD</sub>(max.) is specified as a reference point only. If t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub>(max.) limit, then access time is controlled by t<sub>AA</sub>.



### **Write Cycle**

Symbol	Parameter		-50	-60		Units	Notes
Symbol	raidillelei	Min.	Max.	Min.	Max.		
t <sub>wcs</sub>	Write Command Set Up Time	0	_	0	<u> </u>	ns	1
t <sub>wch</sub>	Write Command Hold Time	10	_	15	_	ns	
t <sub>WP</sub>	Write Command Pulse Width	10	_	15	_	ns	
t <sub>RWL</sub>	Write Command to RAS Lead Time	13	_	15	_	ns	
t <sub>CWL</sub>	Write Command to CAS Lead Time	13	_	15	_	ns	
t <sub>OED</sub>	OE to D <sub>IN</sub> Delay Time	13	_	15	_	ns	2
t <sub>DS</sub>	D <sub>IN</sub> Setup Time	0	_	0	<u> </u>	ns	3
t <sub>DH</sub>	D <sub>IN</sub> Hold Time	10	_	12	_	ns	3

<sup>1.</sup> t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub>, t<sub>AWD</sub> and t<sub>CPW</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle. If t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), and t<sub>CPW</sub> ≥ t<sub>CPW</sub> (min)(Fast Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions are satisfied, the condition of the data out (at access time) is indeterminate.

- 2. Either t<sub>CDD</sub> or t<sub>OED</sub> must be satisfied.
- 3. These parameters are referenced to  $\overline{\text{LCAS}}$  or  $\overline{\text{UCAS}}$  leading edge in early write cycles and to  $\overline{\text{WE}}$  leading edge in Read-Modify-Write cycles.



#### **Read Cycle**

Symbol	Parameter		-50	-60		Units	Notes
Symbol	Falameter	Min.	Max.	Min.	Max.	Ullits	Motes
t <sub>RAC</sub>	Access Time from RAS	_	50	_	60	ns	1, 2, 3
t <sub>CAC</sub>	Access Time from CAS	_	13	_	15	ns	1, 3
t <sub>AA</sub>	Access Time from Address	_	25	_	30	ns	2, 3
t <sub>OEA</sub>	Access Time from OE	_	13	_	15	ns	3
t <sub>RCS</sub>	Read Command Setup Time	0	_	0	_	ns	
t <sub>RCH</sub>	Read Command Hold Time to CAS	0	_	0	_	ns	4
t <sub>RRH</sub>	Read Command Hold Time to RAS	0	_	0	_	ns	4
t <sub>RAL</sub>	Column Address to RAS Lead Time	25	_	30	_	ns	
t <sub>CAL</sub>	Column Address to CAS Lead Time	25	_	30	_	ns	
t <sub>CLZ</sub>	CAS to Output in Low-Z	0	<u> </u>	0	_	ns	3
t <sub>OH</sub>	Output Data Hold Time	3	_	3	_	ns	
t <sub>OHO</sub>	Output Data Hold from OE	3	_	3	_	ns	
t <sub>OFF</sub>	Output Buffer Turn-Off Delay	_	13	_	15	ns	5
t <sub>OEZ</sub>	Output Buffer Turn-Off Delay from OE	<u> </u>	13		15	ns	5
t <sub>CDD</sub>	CAS to D <sub>IN</sub> Delay Time	13	_	15	_	ns	6

- Operation within the t<sub>RCD</sub>(max.) limit ensures that t<sub>RAC</sub>(max.) can be met. t<sub>RCD</sub>(max.) is specified as a reference point only. If t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub>(max.) limit, then access time is controlled by t<sub>CAC</sub>.
- 2. Operation within the t<sub>RAD</sub>(max.) limit ensures that t<sub>RAD</sub>(max.) can be met. t<sub>RAD</sub>(max.) is specified as a reference point only. If t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub>(max.) limit, then access time is controlled by t<sub>AA</sub>.
- 3. Measured with the specified current load and 100pF.
- 4. Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.
- 5. t<sub>OFF</sub> (max) and t<sub>OEZ</sub> (max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
- 6. Either t<sub>CDD</sub> or t<sub>OED</sub> must be satisfied.



#### **Read-Modify-Write Cycle**

Cymah al	πbol Parameter	-50		-60		11-11-	Netes
Symbol		Min.	Max.	Min.	Max.	UIIIIS	Notes
t <sub>RWC</sub>	Read-Modify-Write Cycle Time	128	<u> </u>	150	<u> </u>	ns	
t <sub>RWD</sub>	RAS to WE Delay Time	68	_	80	_	ns	1
t <sub>CWD</sub>	CAS to WE Delay Time	31		35		ns	1
t <sub>AWD</sub>	Column Address to WE Delay Time	43	_	50	_	ns	1
t <sub>OEH</sub>	OE Command Hold Time	13	_	15	_	ns	

<sup>1.</sup> t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub>, t<sub>AWD</sub> and t<sub>CPW</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle. If t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), and t<sub>CPW</sub> ≥ t<sub>CPW</sub> (min)(Fast Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions are satisfied, the condition of the data out (at access time) is indeterminate.

#### **Fast Page Mode Cycle**

C. reshal	Parameter ···	-50		-60		11:4	NI_4
Symbol		Min.	Max.	Min.	Max.	Units	Notes
t <sub>PC</sub>	Fast Page Mode Cycle Time	35	_	40	_	ns	***************************************
t <sub>RASP</sub>	Fast Page Mode RAS Pulse Width	50	200K	60	200K	ns	
t <sub>CPA</sub>	Access Time from CAS Precharge	_	28	_	35	ns	1
t <sub>CPRH</sub>	RAS Hold Time from CAS Precharge	30		35		ns	

<sup>1.</sup> Measured with the specified current load and 100pF.

### Fast Page Mode Read-Modify-Write Cycle

D		-50		-60		11-14-	Netes
Symbol	raiailletei	Min.	Max.	Min.	Max.	Units	Notes
t <sub>PRWC</sub>	Fast Page Mode Read-Modify-Write Cycle Time	71	_	80	_	ns	
t <sub>CPW</sub>	WE Delay Time from CAS Precharge	48	_	55	_	ns	1

<sup>1.</sup> t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub>, t<sub>AWD</sub> and t<sub>CPW</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle. If t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min), and t<sub>CPW</sub> ≥ t<sub>CPW</sub> (min)(Fast Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions are satisfied, the condition of the data out (at access time) is indeterminate.



#### **Refresh Cycle**

Symbol	Parameter	-50		-60			Notos
		Min.	Max.	Min.	Max.		Notes
t <sub>CSR</sub>	CAS Setup Time (CAS before RAS Refresh Cycle)	5	_	5	_	ns	
t <sub>CHR</sub>	CAS Hold Time (CAS before RAS Refresh Cycle)	10	_	10	_	ns	
t <sub>WRP</sub>	WE Setup Time (CAS before RAS Refresh Cycle)	10	_	10	_	ns	
twRH	WE Hold Time (CAS before RAS Cycle)	10	_	10	_	ns	
t <sub>RPC</sub>	RAS Precharge to CAS Hold Time	5	_	5	_	ns	

### Self Refresh Cycle - Low Power Version Only

Cymphal	Parameter	-50		-60		Units	NI-4
Symbol		Min.	Max.	Min.	Max.	Units	Notes
t <sub>RASS</sub>	RAS Pulse Width During Self Refresh Cycle	100	_	100	_	μs	1
t <sub>RPS</sub>	RAS Precharge Time During Self Refresh Cycle	89	_	104	<del>_</del>	ns	1
t <sub>CHS</sub>	CAS Hold Time From RAS Rising During Self Refresh Cycle	-50	_	-50	_	ns	1, 2
t <sub>CHD</sub>	CAS Hold Time From RAS Falling During Self Refresh Cycle	350	_	350	_	μs	1, 2


When using Self Refresh mode, the following refresh operations must be performed to ensure proper DRAM operation:
 If row addresses are being refreshed in an EVENLY DISTRIBUTED manner over the refresh interval using CBR refresh cycles,
 then only one CBR cycle must be performed immediately after exit from Self Refresh.
 If row addresses are being refreshed in any other manner (ROR- Distributed/Burst; or CBR-Burst) over the refresh interval, then a
 full set of row refreshes must be performed immediately before entry to and immediately after exit from Self Refresh.
 If t<sub>RASS</sub> > t<sub>CHD</sub> (min) then t<sub>CHD</sub> applies. If t<sub>RASS</sub> ≤ t<sub>CHD</sub> (min) then t<sub>CHS</sub> applies.

#### Refresh

Symbol Parameter			-50		-60			
			Min.	Max.	Min.	Max.	Ullits	Notes
		SP version	_	16	_	16	1112	1
<sup>T</sup> REF	Refresh Period	LP version	_	128	_	128		




## **Read Cycle**






## Write Cycle (Early Write)






## Write Cycle (Delayed Write)






## **Read-Modify-Write Cycle**






## **Fast Page Mode Read Cycle**






## **Fast Page Mode Write Cycle**






## Fast Page Mode Read-Modify-Write Cycle






# **RAS** Only Refresh Cycle




$$\begin{array}{c} V_{\text{OH}-} \\ \hline \\ V_{\text{OL}-} \end{array} \\ \begin{array}{c} \text{Hi-Z} \\ \hline \end{array}$$



NOTE:  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$  and  $D_{\text{IN}}$  are "H" or "L"




# $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle






## Hidden Refresh Cycle (Read)







## **Hidden Refresh Cycle (Write)**





### Self Refresh Cycle (Sleep Mode) - Low Power version only







#### **NOTES:**


- 1. Address and  $\overline{OE}$  are "H" or "L"
- 2. Once  $\overline{RAS}$  (min) is provided and  $\overline{RAS}$  remains low, the DRAM will be in Self Refresh, commonly known as "Sleep Mode."
- 3. If  $t_{\text{RASS}} > t_{\text{CHD}}$  (min) then  $t_{\text{CHD}}$  applies. If  $t_{\text{RASS}} \le t_{\text{CHD}}$  (min) then  $t_{\text{CHS}}$  applies.



#### PACKAGE DIMENSIONS (400mil; 50/44 lead; Thin Small Outline Package)









NOTE: All dimensions are in millimeters; Package diagrams are not drawn to scale.



### PACKAGE DIMENSIONS (400mil; 42/42 lead; Small Outline J-Lead)





NOTE: All dimensions are in millimeters; Package diagrams are not drawn to scale.



# **Revision Log**

Revision	Contents Of Modification
01/94	Initial Release
06/17/94	Change Fast Page Mode Currents (I <sub>CC4</sub> ) from 85, 75, 65, 55mA to 100, 90, 80, 70mA
09/06/94	Combine the 3.3 Volt and the 5.0 Volt specifications Change the Refresh Period from 256ms to 128ms Change I <sub>CC1</sub> , I <sub>CC3</sub> , I <sub>CC6</sub> from 215, 195, 170, 150mA to 225, 205, 180, 160mA
11/15/95	<ol> <li>lout changed to +2.0 mA and -2.0 mA in DC Electrical Characteristics table.</li> <li>Packaging diagrams modified to clarify lead thickness and standoff height.</li> <li>t<sub>RPC</sub> min changed from 0 to 5ns.</li> <li>t<sub>CHR</sub> min changed from 20 to 10ns.</li> <li>Currents in DC Electrical Characteristics table revised.</li> <li>Test Modes and Test Circuit Diagram removed.</li> <li>Rename t<sub>ODD</sub> to t<sub>OED</sub>.</li> <li>t<sub>OED</sub>, t<sub>CDD</sub>, t<sub>OEZ</sub>, and t<sub>OFF</sub> min changed from 20 to 15ns, for the 70ns part.</li> <li>t<sub>RRH</sub> min changed from 5 to 0ns for all speed sorts.</li> <li>t<sub>OEH</sub> min changed from 20 to 15ns for the 70ns part.</li> <li>t<sub>CSR</sub> min changed from 5 to 10ns for all speed sorts.</li> <li>tCAH min changed from 15 to 10ns on 60 and 70ns parts.</li> <li>t<sub>OFF</sub> max changed from 20 to 15ns for 70ns parts.</li> </ol>
12/10/95	<ol> <li>The Low Power and Standard Power Specifications were combined. ES# 43G9387 and ES# 43G9388 were combined into ES# 43G9388.</li> <li>Added Die Rev E part numbers.</li> <li>t<sub>DH</sub> was reduced from 15ns to 12ns for the -60 speed sort.</li> <li>t<sub>CHD</sub> was added to the Self Refresh Cycle with a value of 350μs for all speed sorts.</li> <li>The Self Refresh timing diagram was changed to allow CAS to go high t<sub>CHD</sub> (350μs) after RAS falls entering a Self Refresh.</li> <li>The CBR timing diagram was changed to allow CAS to remain low for back-to-back CBR cycles.</li> <li>WE for the Hidden Refresh Write cycle in the Truth Table was changed from "L" to " H".</li> </ol>
09/01/96	<ol> <li>I<sub>CC2</sub> was changed from 2mA to 1mA.</li> <li>I<sub>I(L)</sub> and I<sub>O(L)</sub> were altered from +/- 10uA to +/- 5uA.</li> <li>t<sub>T</sub> was initially at a max of 30ns. It has been modified to 50ns for all speed sorts.</li> <li>t<sub>CPA</sub> was decreased from 30ns to 28ns for the -50 speed sort.</li> <li>t<sub>RASP</sub> max of 125K was raised to 200K for all speed sorts.</li> <li>t<sub>RP</sub> was changed from 35ns to 30ns for the -50 speed sort.</li> </ol>





### **Revision Log**

	1. WE for the Hidden Refresh Write cycle in the Truth Table was changed from "H" to "L→H".
	2. t <sub>OED</sub> was moved from the Common Parameters table to the Write Cycle Parameters Table.
	3. $t_{ODD}$ in the $\overline{CAS}$ before $\overline{RAS}$ timing diagram was renamed $t_{OED}$ .
00/10/07	4. The -70 speed sort and timings were removed.
03/19/97	5. $I_{cc1}$ , $I_{cc3}$ , $I_{cc6}$ for the -50 speed sort were reduced from 185mA to 120mA.
	6. I <sub>cc4</sub> for the -50 speed sort was reduced from 100mA to 30mA.
	7. $I_{cc1}$ , $I_{cc3}$ , $I_{cc6}$ for the -60 speed sort were reduced from 160mA to 100mA.
	8. I <sub>cc4</sub> for the -60 speed sort was reduced from 90mA to 30mA.
04/23/97	1. I <sub>cc5</sub> was changed from 200μA to 100μA for the Low Power Die Rev F Parts.