SN75ALS181 DIFFERENTIAL DRIVER AND RECEIVER PAIR

SLLS152 - D4060, DECEMBER 1992

- Meets EIA Standards RS-422-A, RS-485, and CCITT Recommendations V.11 and X.27
- Low Supply Current Requirements 30 mA Max
- Driver Output Capacity . . . ±60 mA
- Thermal Shutdown Protection
- Driver Common-Mode Output Voltage Range of -7 V to 12 V
- Receiver Input Impedance . . . 12 k Ω Min
- Receiver Input Sensitivity . . . ±200 mV
- Receiver Input Hysteresis . . . 60 mV Typ
- Receiver Common-Mode Input Voltage Range of ±12 V
- Operates From Single 5-V Supply
- Glitch-Free Power-Up and Power-Down Protection

description

The SN75ALS181 differential driver and receiver pair are monolithic integrated circuits designed for bidirectional data communication on multipoint bus transmission lines. The design provides for balanced transmission lines and meets EIA Standards RS-422-A and RS-485, and CCITT recommendations V.10. V.11. X.26. and X.27.

The SN75ALS181 combines a 3-state differential line driver and a differential input line receiver that operate from a single 5-V power supply. The driver and receiver have active-high and active-low

N OR NST PACKAGE (TOP VIEW)

NC [1	U	14] v _{cc}
R[2		13] v _{cc}
RE (3		12] A
DE [4		11] B
DΩ	5		10) z
GND [6		9	ŊΥ
GND [7		8	NC
7				,

NC - No internal connection

[†] The NS package is only available in left-end taped and reeled (order device SN75ALS181NSLE).

Function Tables

EACH DRIVER

INPUT	ENABLE	OUT	PUTS
D	DE	7	Z
H	H	Η	L
L	н	L	н
X	L	Z	Z

EACH RECEIVER

DIFFERENTIAL INPUTS A – B	ENABLE RE	OUTPUT R					
V _{[D} ≥ 0.2 V	L	Н					
-0.2 V < V _{ID} < 0.2 V	L	?					
V _{ID} ≤ -0.2 V	L	L					
×	н	Z					


H = high level, L = low level, ? = indeterminate,

X = irrelevant, Z = high impedance (off)

enables, respectively, which can be externally connected together to function as a direction control. The driver differential outputs and the receiver differential inputs are connected to separate pins for greater flexibility and are designed to offer minimum loading to the bus when the driver is disabled or $V_{CC} = 0$. These ports feature wide positive and negative common-mode voltage changes making the device suitable for party-line applications.


The SN75ALS181 is characterized for operation from 0°C to 70°C.


logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)






schematics of inputs



schematics of outputs



SN75ALS181 DIFFERENTIAL DRIVER AND RECEIVER PAIR

SLLS152 - D4060, DECEMBER 1992

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	
Input voltage, DE, RE, and D inputs	
Output voltage range, driver	–9 V to 14 V
Input voltage range, receiver	–14 V to 14 V
Receiver differential input voltage range (see Note 2)	–14 V to 14 V
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, TA	0°C to 70°C
Storage temperature range	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.

2. Differential input voltage is measured at the noninverting terminal with respect to the inverting terminal.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	OPERATING FACTOR ABOVE TA = 25°C	T _A = 70°C POWER RATING
N -	1150 mW	9.2 mW/°C	736 mW
NS	625 mW	4.0 mW/°C	445 mW

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.75	5	5.25	٧
Common-mode output voltage, VOC (see Note 3)	Driver	-7		12	>
Common-mode input voltage, V _{IC} (see Note 3)	Receiver	-12		12	V
High-level input current, VIH	D, DE, and RE	2			٧
Low-level input current, VIL	D, DE, and RE			8.0	Ų
Differential input voltage, VID				±12	٧
****	Driver			-60	mA
High-level output current, IOH	Receiver			-400	μΑ
	Driver		·	60	mA
Low-level output current, IOL	Receiver			8	mΑ
Operating free-air temperature, T _A		0		70	°C

NOTE 3: The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this table for common-mode output voltage level only.

DRIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN	TYP†	MAX	UNIT		
ViK	Input clamp voltage	l₁ = −18 mA				-1.5	$\overline{}$		
Vo	Output voltage	1 _O = 0		0		6	V		
Mo _{D1} I	Differential output voltage	IO = 0	IO = 0			6	V		
Vo _{D2}	Differential output voltage	V _{CC} = 5 V, R _L = 100 Ω	See Figure 1	1/2 V _{OD1}			V		
VOD2	Differential output voltage	R _I = 54 Ω	- Coerngale i	1.5	2.3	5	V		
Vo _{D3}	Differential output voltage	V _{test} = -7 V to 12 V,	See Figure 2	1.5		- 5	V		
∆lVobl	Change in magnitude of differential output voltage (see Note 4)	R _L = 54 Ω or 100 Ω,						±0.2	V
Voc	Common-mode output voltage		See Figure 1			3 -1	v		
∆lVocl	Change in magnitude of common-mode output voltage (see Note 4)					±0.2	V		
loz	High-impedance-state output current	V _O = -7 V to 12 V,	See Note 5			±100	μА		
Iн	High-level input current	V _{IH} = 2.4 V		<u> </u>		20	μA		
ΙL	Low-level input current	V _{IL} = 0.4 V				100	μΑ		
		V _O = -7 V	-			250			
loo	Chart circuit autout	Vo = Vcc				250			
los s	Short-circuit output current	V _O = 12 V			250	mΑ			
		V _O = 0 V		<u> </u>		-150			
 lcc	Supply current (total package)	Neterd	Outputs enabled		21	30			
	——————————————————————————————————————	No load	Outputs disabled		14	21	mA		

NOTES: 4. $\Delta |V_{OD}|$ and $\Delta |V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} , respectively, that occur when the input is changed from a high level to a low level.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
^t dD	Differential output delay time, t _{dDH} or t _{dDL}				9	13	20	
t _{sk(p)}	Pulse skew (tdDH - tdDL)	R _L = 54 Ω,	C _L = 50 pF,	See Figure 3		1	8	ns
tt	Differential output transition time	1			3	10	16	
^t PZH	Output enable time to high level	R ₁ = 110 Ω,	See Figure 4		-	36	53	ns
tPZL	Output enable time to low level	R _L = 110 Ω,	See Figure 5			39	56	ns
t _{PHZ}	Output disable time from high level	R _L = 110 Ω,	See Figure 4			20	31	ns
t _{PLZ}	Output disable time from low level	R _I = 110 Ω,	See Figure 5				20	ns

[†] All typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.

^{5.} This applies for both power on and power off. Refer to EIA Standard RS-485 for exact conditions.

SLLS152 - D4060, DECEMBER 1992

RECEIVER SECTION

electrical characteristics over recommended ranges of supply voltage, common-mode input voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TE	ST CONDITIONS		MIN	TYPT	MAX	UNIT
V _{T+}	Positive-going threshold voltage, differential input	V _O = 2.7 V,	I _O = -0.4 mA				0.2	_ v
V _T _	Negative-going threshold voltage, differential input	V _O = 0.5 V,	I _O = 8 mA	See Note 8	-0.2			>
V _{hys}	Input hysteresis (V _{T+} - V _{T-})					60		mV
ViK	Input clamp voltage, RE	I _I = 18 mA					-1.5	٧
Vон	High-level output voltage	V _{ID} = 200 mV,	$I_{OH} = -400 \mu A$	See Figure 6	2.7			V
Vol	Low-level output voltage	V _{ID} = -200 mV,	I _{OL} = 8 mA,	See Figure 6			0.45	٧
loz	High-impedance-state output current	V _O = 0.4 V to 2.4 V					±20	μΑ
l _l	Line input current	Other input at 0 V, See Note 5	V _I = 12 V V _I = -7 V				-0.8	mA
Ιн	High-level input current, RE	V _{IH} = 2.7 V	<u> v / v </u>				20	μΑ
I _{IL}	Low-level input current, RE	V _{IL} = 0.4 V					-100	μΑ
rı	Input resistance				12			kΩ
los	Short-circuit output current	V _{ID} = 200 mV,	V _O = 0 V		-15		-85	mA
	Supply current (total package)	No load	Outputs enabled			21	30	mA
ICC	Supply current (total package)	110 1044	Outputs disabled			14	21	

NOTE 5: This applies for both power on and power off. Refer to EIA Standards RS-485 for exact conditions.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 15 pF (unless otherwise noted) (see Figure 7)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PHL}	Propagation delay time, high-to-low-level output	V _{ID} = -1.5 V to 1.5 V	10	16	25	ns
t _{PLH}	Propagation delay time, low-to-high-level output	V _{ID} = -1.5 V to 1.5 V	10	16	25	ns
tsk(p)	Pulse skew (tpLH -tpHL)	V _{ID} = -1.5 V to 1.5 V		1_	8	ns
^t PZH	Output enable time to high level			7	15	ns
†PZL	Output enable time to low level			9	19	ns
t _{PHZ}	Output disable time from high level			18	27	ns
t _{PLZ}	Output disable time from low level	:		10	15	ns

[†] All typical values are at V_{CC} = 5 V and T_A = 25°C.

PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver Test Circuit, $V_{\mbox{\scriptsize OD}}$ and $V_{\mbox{\scriptsize OC}}$





Figure 2. Driver Circuit, V_{OD3}



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \le 1 MHz, 50% duty cycle, $t_f \le$ 6 ns, $t_f \le$ 6 ns, $z_O = 50 \Omega$.

B. CL includes probe and jig capacitance.

Figure 3. Driver Differential-Output Delay and Transition Times

PARAMETER MEASUREMENT INFORMATION




Figure 4. Driver Enable and Disable Times




Figure 5. Driver Enable and Disable Times

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \le 1 MHz, 50% duty cycle, $t_f \le$ 6 ns, t_f 3 6 ns, $Z_O = 50 \Omega$.

B. Cl includes probe and jig capacitance.




Figure 6. Receiver, VOH and VOL

TEST CIRCUIT

Generator

(see Note A)

PARAMETER MEASUREMENT INFORMATION Output Input 1.5 V OV OUTPUT TPIL VOH Output 1.3 V Vol

VOLTAGE WAVEFORMS

Figure 7. Receiver Propagation Delay Times




Figure 8. Receiver Output Enable and Disable Times

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq$ 6 ns, t_f 3 6 ns, $t_f = 10$ $t_$

B. CL includes probe and jig capacitance.