MOSEL VITELIC V62C3182048 2.7 VOLT 256K X 8 STATIC RAM

Features


- High-speed: 35, 70 ns
- Ultra low DC operating current of 2μA (max.) TTL Standby: 1 mA (Max.) CMOS Standby: 2 μA (Max.)
- Fully static operation
- All inputs and outputs directly compatible
- Three state outputs
- Ultra low data retention current (V_{CC} = 2V)
- Automatic power-down when deselected

- Packages
 - 32-pin TSOP (Standard)
 - 32-pin 440 mil SOP (525 mil pin-to-pin)

Description

The V62C3182048 is a low power CMOS static RAM organized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW $\overline{\text{CE1}}$, and active HIGH CE2, an active LOW $\overline{\text{OE}}$, and three static I/O's. This device has an automatic power-down mode feature when deselected.

Functional Block Diagram



Device Usage Chart

Operating	Package Outline		Access Time (ns)		Access Time (ns) Power		T
Temperature Range	Т	w	35	70	L	LL	Temperature Mark
0°C to 70 °C	•	•	•	•	•	•	Blank
-40°C to +85°C	•	•	•	•		•	I

Pin Descriptions

A₀-A₁₇ Address Inputs

These 18 address inputs select one of the 256K x 8 bit segments in the RAM.

CE₁, CE₂ Chip Enable Inputs

CE₁ is active LOW and CE₂ is active HIGH. Both chip enables must be active to read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The I/O pins will be in the high-impedance state when deselected.

OE Output Enable Input

The Output Enable input is active LOW. When \overline{OE} is LOW with \overline{CE} LOW and \overline{WE} HIGH, data of the selected memory location will be available on the I/O pins. When \overline{OE} is HIGH, the I/O pins will be in the high impedance state.

WE Write Enable Input

An active LOW input, \overline{WE} input controls read and write operations. When \overline{CE} and \overline{WE} inputs are both LOW, the data present on the I/O pins will be written into the selected memory location.


I/O₀—I/O₇ Data Input and Data Output Ports These 8 bidirectional ports are used to read data from and write data into the RAM.

V_{CC} Power Supply


GND Ground

Pin Configurations (Top View)


32-Pin SOP



32-Pin TSOP (Standard)



Part Number Information



Absolute Maximum Ratings (1)

Symbol	Parameter	Commercial	Industrial	Units
V _{CC}	Supply Voltage	-0.5 to +4	-0.5 to +4	V
$\overline{V_N}$	Input Voltage	-0.5 to +4	-0.5 to +4	V
V_{DQ}	Input/Output Voltage Applied	V _{CC} + 0.5	V _{CC} + 0.5	V
T _{BIAS}	Temperature Under Bias	-10 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C

NOTE:

Capacitance*

 $T_A = 25^{\circ}C, f = 1.0MHz$

Symbol	Parameter	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	6	pF
C _{OUT}	Output Capacitance	V _{I/O} = 0V	8	pF

NOTE:

1. This parameter is guaranteed and not tested.

Truth Table

Mode	CE ₁	CE ₂	ŌĒ	WE	I/O Operation
Standby	Н	Х	Х	Х	High Z
Standby	Х	L	Х	Х	High Z
Output Disable	L	Н	Н	Н	High Z
Read	L	Н	L	Н	D _{OUT}
Write	L	Н	Х	L	D _{IN}

NOTE:

X = Don't Care, L = LOW, H = HIGH

^{1.} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics (over all temperature ranges, $V_{CC} = 3V \pm 10\%$)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
V _{IL}	Input LOW Voltage ^(1,2)		-0.5	_	0.8	٧
V _{IH}	Input HIGH Voltage ⁽¹⁾		2.2	_	V _{CC} +0.5	٧
I _{IL}	Input Leakage Current	$V_{CC} = Max$, $V_{IN} = 0V$ to V_{CC}	_	_	1	μΑ
I _{OL}	Output Leakage Current	$V_{CC} = Max$, $\overline{CE}_1 = V_{IH}$, $V_{OUT} = 0V$ to V_{CC}	_	_	1	μΑ
V _{OL}	Output LOW Voltage	V _{CC} = Min, I _{OL} = 2mA	_	_	0.4	V
V _{OH}	Output HIGH Voltage	V _{CC} = Min, I _{OH} = -2mA	2.4	_	_	V

Symbol	Parameter		Min.	Max.	Units
lcc	Operating Power Supply Current, $\overline{CE}_1 = V_{ L}$, $CE_2 = V_{ H}$, Output Open, $V_{CC} = Max.$, $f = 0$		_	3	mA
I _{CC1}	Average Operating Current, $\overline{CE}_1 = V_{IL}$, $CE_2 = V_{IH}$, Output Open		15	30	
I _{CC2}	Average Operating Current, $\overline{CE}_1 = V_{IL}$, $CE_2 = V_{CC} - 0.2$, Output Open, $V_{CC} = Max.$, $f = f_{MAX}^{(3)}$		_	5	mA
I _{SB}	TTL Standby Current CE ₁ ≥ V _{IH} , CE ₂ ≤ V _{IL} , V _{CC} = Max.		_	1	mA
I _{SB1}	CMOS Standby Current, $\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2\text{V}$, $\text{CE}_2 \le 0.2\text{V}$,	L	_	10	μΑ
	$V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$, $V_{CC} = Max$.	LL	_	2	


NOTES:

- 1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
- 2. $V_{\rm IL}$ (Min.) = -3.0V for pulse width < $t_{\rm RC}/2$.
- 3. $f_{MAX} = 1/t_{RC}$.

AC Test Conditions

Input Pulse Levels	0.6 to 2.2V
Input Rise and Fall Times	5 ns
Timing Reference Levels	1.4V
Output Load	see below

AC Test Loads and Waveforms



 C_L = 30pF + 1TTL Load (70, 85ns) C_L = 100pF + 1TTL Load (100ns)

3182048 06


^{*} Includes scope and jig capacitance

Data Retention Characteristics

Symbol	Parameter		Min.	Max.	Units
V_{DR}	V_{CC} for Data Retention $\overline{CE}_1 \ge V_{CC} - 0.2V$, $CE_2 \le V_{IN} \ge V_{CC} - 0.2V$, or V_{IN}		2.0	_	٧
I _{CCDR}	Data Retention Current	L	_	10	μΑ
	$\overline{CE}_1 \ge V_{DR} - 0.2V$, $CE_2 \le 0.2V$, $V_{IN} \ge V_{CC} - 0.2V$, or $V_{IN} \le 0.2V$	LL	_	2	
t _{CDR}	Chip Deselect to Data Retention Time		0		ns
t _R	Operation Recovery Time (see Retention Waveform))	t _{RC} ⁽¹⁾	_	ns

NOTES:

Low V_{CC} Data Retention Waveform (1) (\overline{CE}_1 Controlled)



^{1.} t_{RC} = Read Cycle Time

AC Electrical Characteristics

(over all temperature ranges)

Read Cycle


Parameter		-3	35	-7	-70	
Name	Parameter	Min.	Max.	Min.	Max.	Unit
t _{RC}	Read Cycle Time	35	_	70	_	ns
t _{AA}	Address Access Time	_	35	_	70	ns
t _{ACS1}	Chip Enable Access Time	_	35	_	70	ns
t _{ACS2}	Chip Enable Access Time	_	35	_	70	ns
t _{OE}	Output Enable to Output Valid	_	35	_	40	ns
t _{CLZ1}	Chip Enable to Output in Low Z	10	_	10	_	ns
t _{CLZ2}	Chip Enable to Output in Low Z	10	_	10	_	ns
t _{OLZ}	Output Enable to Output in Low Z	5	_	5	_	ns
t _{CHZ}	Chip Disable to Output in High Z	_	20	_	30	ns
t _{OHZ}	Output Disable to Output in High Z	_	20	_	25	ns
t _{OH}	Output Hold from Address Change	10	_	10	_	ns
t _{PU}	Power Up Time	0	_	0	_	ns
t _{PD}	Power Down Time	_	35	_	70	ns

Write Cycle


Parameter			-35		-70	
Name	Parameter	Min.	Max.	Min.	Max.	Unit
t _{WC}	Write Cycle Time	35	_	70	_	ns
t _{CW1}	Chip Enable to End of Write	25	_	60	_	ns
t _{CW2}	Chip Enable to End of Write	25	_	60	_	ns
t _{AS}	Address Setup Time	0	_	0	_	ns
t _{AW}	Address Valid to End of Write	25	_	60	_	ns
t _{WP}	Write Pulse Width	25	_	50	_	ns
t _{WR}	Write Recovery Time	5	_	5	_	ns
t _{WHZ}	Write to Output High-Z	_	25	_	30	ns
t _{DW}	Data Setup to End of Write	20	_	30	_	ns
t _{DH}	Data Hold from End of Write	0	_	0	_	ns
t _{OW}	Output Active from End of Write	5	_	5	_	ns

Switching Waveforms (Read Cycle)


Read Cycle 1^(1, 4, 5, 7)



Read Cycle 2^(1, 4, 6, 7)




Read Cycle 3^(1, 4, 6, 7)




Switching Waveforms (Write Cycle)


Write Cycle 1 (WE Controlled)(8, 9)



Write Cycle 2 (CE1 Controlled)(8, 9)



Write Cycle 3 (CE2 Controlled)^(8, 9)




NOTES:

- The internal write time of the memory is defined by the overlap of CE₁ and CE₂ active and WE low. All signals must be active to
 initiate and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to
 the second transition edge of the signal that terminates the write.
- 2. twR is measured from the earlier of $\overline{\text{CE}}_1$ or $\overline{\text{WE}}$ going high, or CE_2 going LOW at the end of the write cycle.
- 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 4. $\overline{OE} = V_{\parallel}$ or $V_{\parallel H}$. However it is recommended to keep \overline{OE} at $V_{\parallel H}$ during write cycle to avoid bus contention.
- 5. If $\overline{\text{CE}}_1$ is LOW and CE_2 is HIGH during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 6. t_{CW} is measured from \overline{CE}_1 going low or CE_2 going HIGH to the end of write.


Package Diagrams

32-Pin 440 mil SOP (525 mil pin-to-pin)



32-Pin TSOP (Standard)

Units in inches [mm]



MOSEL VITELIC

V62C3182048

Notes

MOSEL VITELIC WORLDWIDE OFFICES

V62C3182048

U.S.A.

3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0185

HONG KONG

19 DAI FU STREET TAIPO INDUSTRIAL ESTATE TAIPO, NT, HONG KONG PHONE: 852-2665-4883 FAX: 852-2664-7535

TAIWAN

7F, NO. 102 MIN-CHUAN E. ROAD, SEC. 3 TAIPEI

PHONE: 886-2-2545-1213 FAX: 886-2-2545-1209

1 CREATION ROAD I SCIENCE BASED IND. PARK HSIN CHU, TAIWAN, R.O.C. PHONE: 886-3-578-3344 FAX: 886-3-579-2838

SINGAPORE

10 ANSON ROAD #23-13 INTERNATIONAL PLAZA SINGAPORE 079903 PHONE: 65-3231801 FAX: 65-3237013

JAPAN

WBG MARINE WEST 25F 6, NAKASE 2-CHOME MIHAMA-KU, CHIBA-SHI CHIBA 261-71

PHONE: 81-43-299-6000 FAX: 81-43-299-6555

IRELAND & UK

BLOCK A UNIT 2 BROOMFIELD BUSINESS PARK MALAHIDE CO. DUBLIN, IRELAND PHONE: +353 1 8038020 FAX: +353 1 8038049

GERMANY (CONTINENTAL EUROPE & ISRAEL)

71083 HERRENBERG BENZSTR. 32 GERMANY

PHONE: +49 7032 2796-0 FAX: +49 7032 2796 22

U.S. SALES OFFICES

NORTHWESTERN

3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0185

NORTHEASTERN

SUITE 436 20 TRAFALGAR SQUARE NASHUA, NH 03063 PHONE: 603-889-4393 FAX: 603-889-9347

SOUTHWESTERN

SUITE 200 5150 E. PACIFIC COAST HWY. LONG BEACH, CA 90804 PHONE: 562-498-3314 FAX: 562-597-2174

CENTRAL & SOUTHEASTERN

604 FIELDWOOD CIRCLE RICHARDSON, TX 75081 PHONE: 972-690-1402 FAX: 972-690-0341

 \circledcirc Copyright 1998, MOSEL VITELIC Inc.

10/98 Printed in U.S.A.

The information in this document is subject to change without notice.

MOSEL VITELIC makes no commitment to update or keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of MOSEL-VITELIC.

MOSEL VITELIC subjects its products to normal quality control sampling techniques which are intended to provide an assurance of high quality products suitable for usual commercial applications. MOSEL VITELIC does not do testing appropriate to provide 100% product quality assurance and does not assume any liability for consequential or incidental arising from any use of its products. If such products are to be used in applications in which personal injury might occur from failure, purchaser must do its own quality assurance testing appropriate to such applications.