7

Quad Bus Transceiver With Three-State Receiver and Parity2907

Features/Characteristics

- · Quad high-speed LSI bus transceiver
- · Open-collector bus driver
- . D-type register on driver
- Bus driver output can sink 100 mA at 0.8 V max.
- · Internal odd 4-bit parity checker/generator
- · Receiver has output latch for pipeline operation
- · Three-state receiver outputs sink 12 mA
- Advanced Low-Power Schottky processing
- 100% reliability assurance testing in compliance with MIL-STD-883

Description

The 2907 is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocesor system applications. The device consists of four D-type edge-triggered flip-flops. The flip-flop outputs are connected to four open-collector bus drivers. Each bus driver is internally connected to one input of a differential amplifier in the receiver. The four receiver differential amplifier outputs drive four D-type latches, that feature three-state outputs. The device also contains a four-bit odd parity checker/generator.

This LSI bus transceiver is fabricated using advanced lowpower Schottky processing. All inputs (except the BUS inputs)

PART NUMBER	PACKAGE	TEMPERATURE RANGE
2907NC 🗸	N20	0°C to +70°C
2907JC 🗸	J20	0°C to +70°C
2907JM 🗸	J20	-55°C to +125°C
2907FM* 🗸	F20	-55°C to +125°C


^{*}Available on special order

are one LS unit load. The open-collector bus output can sink up to 100 mA at 0.8 V maximum. The BUS input differential amplifier contains disconnect protection diodes such that the bus is fail-safe when power is not applied. The bus enable input (BE) is used to force the driver outputs to the high-impedance state. When BE is HIGH, the driver is disabled. The open-collector structure of the driver allows wired-OR operations to be performed on the bus.

The input register consists of four D-type flip-flops with a buffered common clock. The buffered common clock (DRCP) enters the A_{ij} data into this drive register on the LOW-to-HIGH transition.

Data from the A input is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver output. Thus, data is non-inverted from driver input to receiver output. The four


Logic Diagram




receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable (\overline{RLE}) input. When the \overline{RLE} input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted and \overline{OE} LOW). When the \overline{RLE} input is HIGH, the latch will close and retain the present data regardless of the bus input. The four latches have three-state outputs and are controlled by a buffered common three-state control (\overline{OE}) input. When \overline{OE} is HIGH, the receiver outputs are in the high-impedance state.

The 2907 features a built-in four-bit odd parity checker/generator. The bus enable input (\overline{BE}) controls whether the parity output is in the generate or check mode. When the bus enable is LOW (driver enabled), odd parity is generated based on the A field data input to the driver register. When \overline{BE} is HIGH, the parity output is determined by the four latch outputs of the receiver. Thus, if the driver is enabled, parity is generated and if the driver is in the high-impedance state, the BUS parity is checked.

Pin Configuration



Logic Symbol



Absolute Maximum Ratings

Storage temperature	65°C to +150°C
Temperature (ambient) under bias	−55°C to +125°C
Supply voltage to ground potential	0.5V to +7V
DC voltage applied to outputs for HIGH output state	
DC input voltage	0.5V to +5.5V
DC output current, into outputs (except bus)	
DC output current, into bus	200mA
DC input current	30mA to +5.0mA

•	nt/Output Electrical	T _A =	MILITARY TA = -55°C to +125°C			COMMERCIAL TA = 0°C to +70°C				
SYMBOL	PARAMETER	TEST C	ONDITIONS ¹	VCC I	AAX =	4.50V 5.50V MAX	VCC	MIN = MAX =	4.75V 5.25V	UNIT
			I _{OL} = 40mA		0.32	0.5		0.32	0.5	
V _{OL}	Bus output LOW voltage	VCC = MIN	IOL = 70mA		0.41	0.7		0.41	0.7	V
			IOL = 100mA		0.55	0.8	Ī	0.55	0.8	
1-	Pue leakage gurrent	V _{CC} = MAX	$V_0 = 0.4V$			-50			-50	μА
Ю	Bus leakage current	ACC = IMAX	V _O = 4.5V			200			100	μη
IOFF	Bus leakage current (power OFF)	V _O = 4.5V				100			100	μΑ
V _{TH}	Receiver input HIGH threshold	Bus enable =	2.4V	2.4	2.0		2.3	2.0		٧
V _{TL}	Receiver input LOW threshold	Bus enable =	2.4V		2.0	1.5		2.0	1.6	٧

7	1


	I Characteristics	erature Range		TA	IILITAI = -55 +125°	°C to C	TA =		+70°C	
SYMBOL	PARAMETER	TEST C	ONDITIONS ¹	VCC I	MAX =	4.50V 5.50V MAX	VCC	MIN = MAX = TYP ²	5.25V	UNIT
Vou	Receiver Output HIGH voltage	VIN = VIL	$I_{OH} = -1mA$ $I_{OH} = -2.6mA$	2.4	3.4		2.4	3.4		V
∨он	Parity output HIGH voltage	V _{CC} = MIN, I _O V _{IN} = V _{IH} or '		2.5	3.4		2.7	3.4		•
VOL	Output LOW voltage (except bus)	or VIH		0.27 0.32 0.37			0.27 0.32 0.37	0.4 0.5 0.5	٧	
ViH	Input HIGH level (except bus)	1	or V _{IH} I _{OL} = 12mA Guaranteed input logical HIGH for all inputs				2.0			٧
VIL	Input LOW level (except bus)	1	Guaranteed input logical LOW for all inputs						0.8	>
VI	Input clamp voltage (except bus)	V _{CC} = MIN, I _{IN} = -18mA				-1.2			-1.2	٧
ΊL	Input LOW current (except bus)	V _{CC} = MAX, V _{IN} = 0.4V				-0.36			-0.36	mA
ļН	Input HIGH current (except bus)	$V_{CC} = MAX,$ $V_{1N} = 2.7V$				20			20	μΑ
Ц	Input HIGH current (except bus)	$V_{CC} = MAX,$ $V_{IN} = 5.5V$				100			100	μΑ
^I SC	Output short circuit current (except bus)	V _{CC} = MAX	-12		65	-12		-65	mA	
lcc	Power supply currents	V _{CC} = MAX, all inputs = Gf	ND		72	110		75	110	mA
lo	Off-state output current (receiver outputs)	V _{CC} = MAX	$V_O = 2.4V$ $V_O = 0.4V$						20 -20	μΑ

Input/Output Current Interface Conditions

VCC DRIVEN INPUT BE = 3.3kΩ RILE = 5kΩ A.B.S = 10kΩ DRCP = 10kΩ BUS INPUT

Note: Actual current flow direction shown.

Standard Test Load Circuit



	g Characteristics mended Operating Temper	T _A = ~55	MILITARY TA = -55°C to +125°C			COMMERCIAL TA = 0°C to +70°C			
SYMBOL	PARAMETER	TEST CONDITIONS	V _{CC} MIN = V _{CC} MAX = MIN TYP ²	5.50V	VCC	MIN = MAX = TYP ²	5.25V	UNIT	
tPHL	Driver clock (DRCP)		21	40		21	36	ns	
tPLH	to bus	$C_L(bus) = 50pF$	21	40		21	36	113	
^t PHL	Bus enable (BE) to bus	$R_L(bus) = 50\Omega$	13	26		13	23	ns	
tPLH	Dus enable (DL) to bus		13	26		13	23	113	
ts	A data issues		25		23			ns	
th	A data inputs		8.0		7.0				
tpw	Clock pulse width (HIGH)		28		25			ns	
tPLH	Bus to receiver output		18	37		18	34	ns	
^t PHL	(latch enabled)		18	37		18	34		
tPLH	Latch enable to		21	37		21	34	ns	
[†] PHL	receiver output		21	37		21	34	19	
ts	Bus to latch	$C_L = 15pF$	21		18			ns	
th	enable (RLE)	$R_L = 2.0k\Omega$	7.0		5.0			113	
t _{PLH}	A data to odd parity		21	40		21	36	ns	
^t PHL	out (driver enabled)		21	40		21	36		
^t PLH	Bus to odd parity		21	40		21	36	ns	
[†] PHL	out (driver inhibit)		21	40		21	36		
^t PLH	Latch enable (RLE)		21	40		21	36	ns	
^t PHL	to odd parity output		21	40		21	36		
^t ZH	Output control to output		14	28		14	25	ns	
^t ZL	Supar control to curput		14	28		14	25		
^t HZ	Output control to output	$C_L = 5.0pF$	14	28		14	25		
tLZ	Super control to output	$R_L = 2.0k\Omega$	14	28		14	25	ns	


Notes: 1. For conditions shown as MIN or MAX, use the appropriate value specified under

Electrical Characteristics for the applicable device type.

2. Typical limits are at VCC = 5.0V, 25°C ambient and maximum loading.

Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

Switching Waveforms



Note: Bus to Receiver output delay is measured by clocking data into the driver register and measuring the BUS to R combinatorial delay.

Function Table

		INPUT	rs			RNAL EVICE	BUS	ОИТРИТ	FUNCTION	
Ai	DRCP	BE	RLE	ŌĒ	Dį	Qį	Bi	Rį		
X	Х	Н.	×	х	Х	Х	Н	Х	Driver output disable	
Х	Х	Х	×	Н	Х	Х	Х	Z	Receiver output disable	
Х	Х	Н	L	L	Х	L	L	Н	Driver output disable and receive data via Bus input	
Х	х	н	L	L	Х	Н	Н	L	Driver output disable and receive data via bus input	
X	Х	Х	Н	Х	Х	NC	Х	Х	Latch received data	
L	↑	Х	Х	Х	L	Х	Х	Х	Load driver register	
Н	1	X	x	Х	Н	Х	х	Х	Load driver register	
Х	L	Х	Х	Х	NC	Х	Х	Х	No driver clock restrictions	
Х	Н	Х	X	Х	NC	Х	Х	Х	No uriver clock restrictions	
X	Х	L	Х	Х	L	Х	Н	Х	Drive Bus	
Х	х	L	×	X	н	Х	L	X	Drive dus	

H = HIGH

Z = High Impedance

X = Don't Care

i = 0, 1, 2, 3

L = LOW

NC = No Change

↑ = LOW-to-HIGH Transition

Definition of Functional Terms

Driver clock pulse, DRCP

Clock pulse for the driver register.

Bus enable, BE

When the bus enable is LOW, the four drivers are in the high impedance state.

Driver outputs and receiver inputs, BUS $_{0}$, BUS $_{1}$, BUS $_{2}$, BUS $_{3}$

Four driver outputs and receiver inputs (data is inverted).

Receiver outputs, R₀, R₁, R₂, R₃

The four receiver outputs. Data from the bus is inverted while data from the A or B inputs is non-inverted.

Receiver latch enable, RLE

When RLE is LOW, data on the BUS inputs is passed through the receiver latches. When RLE is HIGH, the receiver latches are closed and will retain the data independent of all other inputs.

Odd parity output, ODD

Generates parity with the driver enabled, checks parity with the driver in the high-impedance state.

Output enable, OE


When the $\overline{\text{OE}}$ input is HIGH, the four three-state receiver outputs are in the high-impedance state.

Parity Output Function Table


BE	ODD PARITY OUTPUT
L	ODD = $A_0 \oplus A_1 \oplus A_2 \oplus A_3$
H	ODD = $Q_0 \oplus Q_1 \oplus Q_2 \oplus Q_3$



Applications



The 2907 can be used as an I/O Bus Transceiver and Main Memory I/O Transceiver in high-speed Microprocessor Systems.



2.29-2.79

1.40-1.65

.41 -.51