

Quad Bus Transceiver With Three-State Receiver and Parity

2907

Features/Characteristics

- Quad high-speed LSI bus transceiver
- Open-collector bus driver
- D-type register on driver
- Bus driver output can sink 100 mA at 0.8 V max.
- Internal odd 4-bit parity checker/generator
- Receiver has output latch for pipeline operation
- Three-state receiver outputs sink 12 mA
- Advanced Low-Power Schottky processing
- 100% reliability assurance testing in compliance with MIL-STD-883

Description

The 2907 is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edge-triggered flip-flops. The flip-flop outputs are connected to four open-collector bus drivers. Each bus driver is internally connected to one input of a differential amplifier in the receiver. The four receiver differential amplifier outputs drive four D-type latches, that feature three-state outputs. The device also contains a four-bit odd parity checker/generator.

This LSI bus transceiver is fabricated using advanced low-power Schottky processing. All inputs (except the BUS inputs)

PART NUMBER	PACKAGE	TEMPERATURE RANGE
2907NC ✓	N20	0°C to +70°C
2907JC ✓	J20	0°C to +70°C
2907JM ✓	J20	-55°C to +125°C
2907FM* ✓	F20	-55°C to +125°C


* Available on special order

are one LS unit load. The open-collector bus output can sink up to 100 mA at 0.8 V maximum. The BUS input differential amplifier contains disconnect protection diodes such that the bus is fail-safe when power is not applied. The bus enable input (\overline{BE}) is used to force the driver outputs to the high-impedance state. When \overline{BE} is HIGH, the driver is disabled. The open-collector structure of the driver allows wired-OR operations to be performed on the bus.

The input register consists of four D-type flip-flops with a buffered common clock. The buffered common clock (DRCP) enters the A_i data into this drive register on the LOW-to-HIGH transition.

Data from the A input is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver output. Thus, data is non-inverted from driver input to receiver output. The four


Logic Diagram




receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable (\overline{RLE}) input. When the \overline{RLE} input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted and \overline{OE} LOW). When the \overline{RLE} input is HIGH, the latch will close and retain the present data regardless of the bus input. The four latches have three-state outputs and are controlled by a buffered common three-state control (\overline{OE}) input. When \overline{OE} is HIGH, the receiver outputs are in the high-impedance state.

The 2907 features a built-in four-bit odd parity checker/generator. The bus enable input (\overline{BE}) controls whether the parity output is in the generate or check mode. When the bus enable is LOW (driver enabled), odd parity is generated based on the A field data input to the driver register. When \overline{BE} is HIGH, the parity output is determined by the four latch outputs of the receiver. Thus, if the driver is enabled, parity is generated and if the driver is in the high-impedance state, the BUS parity is checked.

Pin Configuration



Logic Symbol



Absolute Maximum Ratings

Storage temperature	-65°C to +150°C
Temperature (ambient) under bias	-55°C to +125°C
Supply voltage to ground potential	-0.5V to +7V
DC voltage applied to outputs for HIGH output state	-0.5V to +VCC max.
DC input voltage	-0.5V to +5.5V
DC output current, into outputs (except bus)	30mA
DC output current, into bus	200mA
DC input current	-30mA to +5.0mA


**Bus Input/Output Electrical Characteristics
Over Recommended Operating Temperature Range**

SYMBOL	PARAMETER	TEST CONDITIONS ¹	MILITARY TA = -55°C to +125°C VCC MIN = 4.50V VCC MAX = 5.50V MIN TYP2 MAX		COMMERCIAL TA = 0°C to +70°C VCC MIN = 4.75V VCC MAX = 5.25V MIN TYP2 MAX		UNIT		
VOL	Bus output LOW voltage	VCC = MIN	IOL = 40mA	0.32	0.5	0.32	0.5	V	
			IOL = 70mA	0.41	0.7	0.41	0.7		
			IOL = 100mA	0.55	0.8	0.55	0.8		
IO	Bus leakage current	VCC = MAX	VO = 0.4V		-50		-50	μA	
			VO = 4.5V		200		100		
IOFF	Bus leakage current (power OFF)	VO = 4.5V		100		100	μA		
VTH	Receiver input HIGH threshold	Bus enable = 2.4V	2.4	2.0		2.3	2.0	V	
VTL	Receiver input LOW threshold	Bus enable = 2.4V		2.0	1.5		2.0	1.6	V

Electrical Characteristics
Over Recommended Operating Temperature Range


SYMBOL	PARAMETER	TEST CONDITIONS ¹	MILITARY T _A = -55°C to +125°C V _{CC} MIN = 4.50V V _{CC} MAX = 5.50V MIN TYP ² MAX		COMMERCIAL T _A = 0°C to +70°C V _{CC} MIN = 4.75V V _{CC} MAX = 5.25V MIN TYP ² MAX		UNIT
V _{OH}	Receiver Output HIGH voltage	V _{CC} = MIN V _{IN} = V _{IL} or V _{IH}	I _{OH} = -1mA	2.4	3.4		V
	Parity output HIGH voltage	V _{CC} = MIN, I _{OH} = -660μA V _{IN} = V _{IH} or V _{IL}	I _{OH} = -2.6mA	2.5	3.4	2.4 3.4	
V _{OL}	Output LOW voltage (except bus)	V _{CC} = MIN V _{IN} = V _{IL} or V _{IH}	I _{OL} = 4mA	0.27	0.4	0.27 0.4	V
			I _{OL} = 8mA	0.32	0.45	0.32 0.5	
			I _{OL} = 12mA	0.37	0.5	0.37 0.5	
V _{IH}	Input HIGH level (except bus)	Guaranteed input logical HIGH for all inputs		2.0		2.0	V
V _{IL}	Input LOW level (except bus)	Guaranteed input logical LOW for all inputs			0.7	0.8	V
V _I	Input clamp voltage (except bus)	V _{CC} = MIN, I _I N = -18mA			-1.2	-1.2	V
I _{IL}	Input LOW current (except bus)	V _{CC} = MAX, V _{IN} = 0.4V			-0.36	-0.36	mA
I _{IH}	Input HIGH current (except bus)	V _{CC} = MAX, V _{IN} = 2.7V			20	20	μA
I _I	Input HIGH current (except bus)	V _{CC} = MAX, V _{IN} = 5.5V			100	100	μA
I _{SC}	Output short circuit current (except bus)	V _{CC} = MAX		-12	-65	-12 -65	mA
I _{CC}	Power supply currents	V _{CC} = MAX, all inputs = GND		72	110	75 110	mA
I _O	Off-state output current (receiver outputs)	V _{CC} = MAX	V _O = 2.4V			20	μA
			V _O = 0.4V			-20	

Input/Output Current Interface Conditions



Note: Actual current flow direction shown.

Standard Test Load Circuit




Switching Characteristics

Over Recommended Operating Temperature Range

SYMBOL	PARAMETER	TEST CONDITIONS	MILITARY T _A = -55°C to +125°C V _{CC} MIN = 4.50V V _{CC} MAX = 5.50V MIN TYP2 MAX			COMMERCIAL T _A = 0°C to +70°C V _{CC} MIN = 4.75V V _{CC} MAX = 5.25V MIN TYP2 MAX			UNIT
			MIN	TYP2	MAX	MIN	TYP2	MAX	
t _{PHL}	Driver clock (DRCP)	C _L (bus) = 50pF	21	40	21	36	ns		
t _{PLH}	to bus		21	40	21	36			
t _{PHL}	Bus enable (\overline{BE}) to bus	R _L (bus) = 50Ω	13	26	13	23	ns		
t _{PLH}			13	26	13	23			
t _s	A data inputs	C _L = 15pF R _L = 2.0kΩ	25		23		ns		
t _h			8.0		7.0				
t _{PW}	Clock pulse width (HIGH)		28		25		ns		
t _{PLH}	Bus to receiver output		18	37	18	34	ns		
t _{PHL}	(latch enabled)		18	37	18	34			
t _{PLH}	Latch enable to		21	37	21	34	ns		
t _{PHL}	receiver output		21	37	21	34			
t _s	Bus to latch		21		18		ns		
t _h	enable (\overline{RLE})		7.0		5.0				
t _{PLH}	A data to odd parity		21	40	21	36	ns		
t _{PHL}	out (driver enabled)		21	40	21	36			
t _{PLH}	Bus to odd parity		21	40	21	36	ns		
t _{PHL}	out (driver inhibit)		21	40	21	36			
t _{PLH}	Latch enable (\overline{RLE})		21	40	21	36	ns		
t _{PHL}	to odd parity output		21	40	21	36			
t _{ZH}	Output control to output		14	28	14	25	ns		
t _{ZL}		14	28	14	25				
t _{HZ}	Output control to output	C _L = 5.0pF	14	28	14	25	ns		
t _{LZ}		R _L = 2.0kΩ	14	28	14	25			

- Notes: 1. For conditions shown as MIN or MAX, use the appropriate value specified under Electrical Characteristics for the applicable device type.
 2. Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.
 3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

Switching Waveforms



Note: Bus to Receiver output delay is measured by clocking data into the driver register and measuring the BUS to R combinatorial delay.

Function Table

INPUTS					INTERNAL TO DEVICE		BUS	OUTPUT	FUNCTION
A _i	DRCP	\overline{BE}	RLE	\overline{OE}	D _i	Q _i	B _i	R _i	
X	X	H	X	X	X	X	H	X	Driver output disable
X	X	X	X	H	X	X	X	Z	Receiver output disable
X	X	H	L	L	X	L	L	H	Driver output disable and receive data via Bus input
X	X	H	L	L	X	H	H	L	
X	X	X	H	X	X	NC	X	X	Latch received data
L	↑	X	X	X	L	X	X	X	Load driver register
H	↑	X	X	X	H	X	X	X	
X	L	X	X	X	NC	X	X	X	No driver clock restrictions
X	H	X	X	X	NC	X	X	X	
X	X	L	X	X	L	X	H	X	Drive Bus
X	X	L	X	X	H	X	L	X	

H = HIGH

Z = High Impedance

X = Don't Care

i = 0, 1, 2, 3

L = LOW

NC = No Change

↑ = LOW-to-HIGH Transition

Definition of Functional Terms

Driver clock pulse, DRCP

Clock pulse for the driver register.

Bus enable, \overline{BE}

When the bus enable is LOW, the four drivers are in the high impedance state.

Driver outputs and receiver inputs, BUS₀, BUS₁, BUS₂, BUS₃

Four driver outputs and receiver inputs (data is inverted).

Receiver outputs, R₀, R₁, R₂, R₃

The four receiver outputs. Data from the bus is inverted while data from the A or B inputs is non-inverted.

Receiver latch enable, RLE

When RLE is LOW, data on the BUS inputs is passed through the receiver latches. When RLE is HIGH, the receiver latches are closed and will retain the data independent of all other inputs.

Odd parity output, ODD

Generates parity with the driver enabled, checks parity with the driver in the high-impedance state.


Output enable, \overline{OE}

When the \overline{OE} input is HIGH, the four three-state receiver outputs are in the high-impedance state.

Parity Output Function Table

\overline{BE}	ODD PARITY OUTPUT
L	ODD = A ₀ ⊕ A ₁ ⊕ A ₂ ⊕ A ₃
H	ODD = Q ₀ ⊕ Q ₁ ⊕ Q ₂ ⊕ Q ₃


Applications




The 2907 can be used as an I/O Bus Transceiver and Main Memory I/O Transceiver in high-speed Microprocessor Systems.

Package Drawings

N20 Plastic Kool DIP



J20 Ceramic DIP



UNLESS OTHERWISE SPECIFIED:
ALL DIMENSIONS MIN.-MAX. IN INCHES.
ALL DIMENSIONS MIN.-MAX. IN MILLIMETERS.