

54AC/74AC109 • 54ACT/74ACT109

Dual \overline{JK} Positive Edge-Triggered Flip-Flop

Description

The 'AC/'ACT109 consists of two high-speed completely independent transition clocked \overline{JK} flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The \overline{JK} design allows operation as a D flip-flop (refer to 'AC/'ACT74 data sheet) by connecting the J and \overline{K} inputs together.


Asynchronous Inputs:

- LOW input to \overline{S}_D (Set) sets Q to HIGH level
- LOW input to \overline{C}_D (Clear) sets Q to LOW level
- Clear and Set are independent of clock
- Simultaneous LOW on \overline{C}_D and \overline{S}_D makes both Q and \overline{Q} HIGH

- Outputs Source/Sink 24 mA
- 'ACT109 has TTL-Compatible Inputs

Ordering Code: See Section 6

Logic Symbol




Truth Table


Inputs					Outputs	
\overline{S}_D	\overline{C}_D	CP	J	\overline{K}	Q	\overline{Q}
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H	H
H	H	\downarrow	L	L	L	H
H	H	\downarrow	H	L	Toggle	
H	H	\downarrow	L	H	Q ₀	\overline{Q}_0
H	H	\downarrow	H	H	H	L
H	H	L	X	X	Q ₀	\overline{Q}_0

H = HIGH Voltage Level
 L = LOW Voltage Level
 \downarrow = LOW-to-HIGH Transition
 X = Immaterial
 Q₀(\overline{Q}_0) = Previous Q₀(\overline{Q}_0) before
 LOW-to-HIGH Transition of Clock

Connection Diagrams



**Pin Assignment
for DIP, Flatpak and SOIC**




**Pin Assignment
for LCC**

Pin Names

- J₁, J₂, \overline{K}_1 , \overline{K}_2 Data Inputs
- CP₁, CP₂ Clock Pulse Inputs
- \overline{C}_D1 , \overline{C}_D2 Direct Clear Inputs
- \overline{S}_D1 , \overline{S}_D2 Direct Set Inputs
- Q₁, Q₂, \overline{Q}_1 , \overline{Q}_2 Outputs

AC109 • ACT109

Logic Diagram (one half shown)



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics (unless otherwise specified)

Symbol	Parameter	54AC/ACT	74AC/ACT	Units	Conditions
I_{CC}	Maximum Quiescent Supply Current	80	40	μA	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = \text{Worst Case}$
I_{CC}	Maximum Quiescent Supply Current	4.0	4.0	μA	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V$, $T_A = 25^\circ C$
I_{CCT}	Maximum Additional I_{CC}/Input ('ACT109)	1.6	1.5	mA	$V_{IN} = V_{CC} - 2.1 V$ $V_{CC} = 5.5 V$, $T_A = \text{Worst Case}$

AC Characteristics

Symbol	Parameter	Vcc* (V)	74AC			54AC		74AC		Units	Fig. No.
			TA = +25°C CL = 50 pF			TA = -55°C to +125°C CL = 50 pF		TA = -40°C to +85°C CL = 50 pF			
			Min	Typ	Max	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	3.3 5.0	125 150	150 175		90 95		100 125	MHz	3-3	
t _{PLH}	Propagation Delay CP _n to Q _n or \bar{Q}_n	3.3 5.0	1.0 1.0	8.0 6.0	13.5 10.0	1.0 1.0	17.5 11.0	1.0 1.0	16.0 10.5	ns	3-6
t _{PHL}	Propagation Delay CP _n to Q _n or \bar{Q}_n	3.3 5.0	1.0 1.0	8.0 6.0	14.0 10.0	1.0 1.0	16.0 11.5	1.0 1.0	14.5 10.5	ns	3-6
t _{PLH}	Propagation Delay \bar{C}_{Dn} or \bar{S}_{Dn} to Q _n or \bar{Q}_n	3.3 5.0	1.0 1.0	8.0 6.0	12.0 9.0	1.0 1.0	14.5 10.5	1.0 1.0	13.0 10.0	ns	3-6
t _{PHL}	Propagation Delay \bar{C}_{Dn} or \bar{S}_{Dn} to Q _n or \bar{Q}_n	3.3 5.0	1.0 1.0	10.0 7.5	12.0 9.5	1.0 1.0	20.0 14.5	1.0 1.0	13.5 10.5	ns	3-6

*Voltage Range 3.3 is 3.3 V ± 0.3 V
Voltage Range 5.0 is 5.0 V ± 0.5 V

5

AC Operating Requirements

Symbol	Parameter	Vcc* (V)	74AC		54AC		74AC		Units	Fig. No.
			TA = +25°C CL = 50 pF		TA = -55°C to +125°C CL = 50 pF		TA = -40°C to +85°C CL = 50 pF			
			Typ	Guaranteed Minimum						
t _s	Set-up Time, HIGH or LOW J _n or \bar{K}_n to CP _n	3.3 5.0	3.5 2.0	6.5 4.5		8.0 5.5		7.5 5.0	ns	3-9
t _h	Hold Time, HIGH or LOW J _n or \bar{K}_n to CP _n	3.3 5.0	-1.5 -0.5	0 0.5		1.0 1.0		0 0.5	ns	3-9
t _w	Pulse Width CP _n or \bar{C}_{Dn} or \bar{S}_{Dn}	3.3 5.0	2.0 2.0	4.0 3.5		8.0 5.5		4.5 3.5	ns	3-6
t _{rec}	Recovery Time \bar{C}_{Dn} or \bar{S}_{Dn} to CP	3.3 5.0	-2.5 -1.5	0 0		0 0		0 0	ns	3-9

*Voltage Range 3.3 is 3.3 V ± 0.3 V
Voltage Range 5.0 is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

AC109 • ACT109

AC Characteristics

Symbol	Parameter	Vcc* (V)	74ACT			54ACT		74ACT		Units	Fig. No.
			TA = +25°C CL = 50 pF			TA = -55°C to +125°C CL = 50 pF		TA = -40°C to +85°C CL = 50 pF			
			Min	Typ	Max	Min	Max	Min	Max		
fmax	Maximum Clock Frequency	5.0	145	210		95		125	MHz	3-3	
tPLH	Propagation Delay CPn to Qn or Q̄n	5.0	1.0	7.0	11.0	1.0	14.0	1.0	13.0	ns	3-6
tPHL	Propagation Delay CPn to Qn or Q̄n	5.0	1.0	6.0	10.0	1.0	12.0	1.0	11.5	ns	3-6
tPLH	Propagation Delay C̄Dn or S̄Dn to Qn or Q̄n	5.0	1.0	5.5	9.5	1.0	11.5	1.0	10.5	ns	3-6
tPHL	Propagation Delay C̄Dn or S̄Dn to Qn or Q̄n	5.0	1.0	6.0	10.0	1.0	12.5	1.0	11.5	ns	3-6

*Voltage Range 5.0 is 5.0 V ± 0.5 V

AC Operating Requirements

Symbol	Parameter	Vcc* (V)	74ACT		54ACT		74ACT		Units	Fig. No.
			TA = +25°C CL = 50 pF		TA = -55°C to +125°C CL = 50 pF		TA = -40°C to +85°C CL = 50 pF			
			Typ	Guaranteed Minimum						
ts	Set-up Time, HIGH or LOW Jn or K̄n to CPn	5.0	0.5	2.0		2.5		2.5	ns	3-9
th	Hold Time, HIGH or LOW Jn or K̄n to CPn	5.0	0	2.0		2.0		2.0	ns	3-9
tw	Pulse Width CPn or C̄Dn or S̄Dn	5.0	3.0	5.0		6.5		6.0	ns	3-6
trec	Recovery Time C̄Dn or S̄Dn to CP	5.0	-2.5	0		0		0	ns	3-9

*Voltage Range 5.0 is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

Capacitance

Symbol	Parameter	54/74AC/ACT	Units	Conditions
		Typ		
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = 5.5 V
C _{PD}	Power Dissipation Capacitance	35.0	pF	V _{CC} = 5.5 V