## SRAM

## 256K x 4 SRAM

WITH SINGLE CHIP ENABLE, REVOLUTIONARY PINOUT

### **FEATURES**

OPETONIC

- High speed: 12, 15, 20 and 25ns
- Multiple center power and ground pins for greater noise immunity
- Easy memory expansion with CE and OE options
- Automatic CE power down
- All inputs and outputs are TTL-compatible
- High-performance, low-power, CMOS double-metal

N C A DICTOR

- Single +5V ±10% power supply
- Fast OE access times: 6, 8, 10 and 12ns

OPTIONS	MARKING
Timing	
12ns access	-12
15ns access	-15
20ns access	-20
25ns access	-25
Packages	
32-pin SOJ (400 mil)	DJ
2V data retention	L

• Temperature	2	
Commercial	(0°C to +70°C)	None
Industrial	(-40°C to +85°C)	IT*
Automotive	(-40°C to +125°C)	AT*
Extended	(-55°C to +125°C)	XT*

Part Number Example: MT5C256K4A1DJ-15

\*Contact the factory for specifications and availability.

NOTE: Not all combinations of operating temperature, speed, data retention and low power are necessarily available. Please contact the factory for availability of specific part number combinations.

### GENERAL DESCRIPTION

The MT5C256K4A1 is organized as a 262,144 x 4 SRAM using a four-transistor memory cell with a high-speed, lowpower CMOS process. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

This device offers multiple center power and ground pins for improved performance. For flexibility in high-speed memory applications, Micron offers chip enable (CE) and

### PIN ASSIGNMENT (Top View)

## 32-Pin SOJ (SD-5)


,			
ис Ц	1	32	A4
А3 [	2	31	A5
A2 [	3	30	A6
A1 [	4	29	A7
A0 [	5	28	_ A8
CE [	6	27	OE
DQ1	7	26	DQ4
Vcc [	8	25	Vss
Vss [	9	24	D Vcc
DQ2	10	23	D DQ3
WE [	11	22	A9
A17 🛚	12	21	A10
A16 🛚	13	20	A11
A15 [	14	19	A12
A14 [	15	18	A13
NC [	16	17	рис

output enable (OE) with this organization. This enhancement can place the outputs in High-Z for additional flexibility in system design.

Writing to these devices is accomplished when write enable (WE) and CE inputs are both LOW. Reading is accomplished when  $\overline{\mathrm{WE}}$  remains HIGH and  $\overline{\mathrm{OE}}$  and  $\overline{\mathrm{CE}}$  go LOW. The device offers a reduced power standby mode when disabled. This allows system designers to meet low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL-compatible.

## **FUNCTIONAL BLOCK DIAGRAM**



### **TRUTH TABLE**

MODE	ŌĒ	CE	WE	DQ	POWER
STANDBY	Х	Н	Х	HIGH-Z	STANDBY
READ	L	L	Н	Q	ACTIVE
NOT SELECTED	I	L	Н	HIGH-Z	ACTIVE
WRITE	Х	L	L	D	ACTIVE



### **PIN DESCRIPTIONS**

SOJ PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION			
5, 4, 3, 2, 32, 31, 30, 29, 28, 22, 21, 20, 19, 18, 15, 14, 13, 12	A0-A17	Input	Address Inputs: These inputs determine which cell is addressed.			
11	WE	Input	Write Enable: This input determines if the cycle is a READ or WRITE cycle. WE is LOW for a WRITE cycle and HIGH for a READ cycle.			
6	CE	Input	Chip Enable: This active LOW input is used to enable device. When CE is HIGH, the chip is disabled and automatically goes into standby power mode.			
27	ŌĒ	Input	Output Enable: This active LOW input enables the output drivers.			
7, 10, 23, 26			SRAM Data I/O: Data inputs and tristate data outputs.			
8, 24	Vcc	Supply	Power Supply: 5V ±10%			
9, 25	Vss	Supply	Ground: GND			
1, 16, 17	NC		No Connect: These signals are not internally connected.			

# MT5C256K4A1 REVOLUTIONARY PINOUT 256K x 4 SRAM

### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply relative to Vss	1V to +7V
Storage Temperature (plastic)	
Power Dissipation	
Short Circuit Output Current	50mA
Voltage on Any Pin Relative to Vss	

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.2	Vcc +1	V	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ VIN ≤ VCC	ILi	-5	5	μΑ	
Output Leakage Current Output(s) disable 0V ≤ VouT ≤ Vcc		ILo	-5	5	μА	
Output High Voltage	Iон = -4.0mA	Vон	2.4		V	1
Output Low Voltage	loL = 8.0mA	Vol		0.4	V	1
Supply Voltage		Vcc	4.5	5.5	V	1

			MAX						
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-12	-15	-20	-25	UNITS	NOTES
Power Supply Current: Operating	CE ≤ VIL; Vcc = MAX f = MAX = 1/ <sup>t</sup> RC outputs open	lcc	150	300	260	220	200	mA	3
Power Supply Current: Standby	TE ≥ ViH; Vcc = MAX  f = MAX = 1/ tRC  outputs open	Isb1	25	50	45	40	35	mA	
	CE ≥ Vcc -0.2V; Vcc = MAX         VIN ≤ Vss +0.2V or         VIN ≥ Vcc -0.2V; f = 0	ISB2	0.5	5	5	5	5	mA	

### **CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C; f = 1 MHz	Cı	6	pF	4
Output Capacitance	Vcc = 5V	Со	6	pF	4



### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Notes 5, 13) (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%)

		-	12		15	-20		-:	25		
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle											
READ cycle time	tRC	12	_	15		20		25		ns	
Address access time	tAA		12		15		20		25	ns	
Chip Enable access time	<sup>t</sup> ACE		12		15	l	20		25	ns	
Output hold from address change	tОН	4		4		5		5	_	ns	
Chip Enable to output in Low-Z	<sup>†</sup> LZCE	4		5		5		5		ns	7
Chip disable to output in High-Z	†HZCE		6		6		8		8	ns	6, 7
Chip Enable to power-up time	t <sub>PU</sub>	0		0		0		0		ns	
Chip disable to power-down time	<sup>t</sup> PD		12		15		20		25	ns	
Output Enable access time	†A0E		6		8		10		12	ns	
Output Enable to output in Low-Z	†LZOE	0		0		0		0		ns	
Output disable to output in High-Z	tHZOE		6		6		8		8	ns	6
WRITE Cycle							_				
WRITE cycle time	tWC	12		15		20		25		ns	
Chip Enable to end of write	tCM	10		12		13		15		ns	
Address valid to end of write	<sup>t</sup> AW	8		9		12		14		ns	
Address setup time	t <sub>AS</sub>	0		0		0		0		ns	
Address hold from end of write	tAH	0		0		0		0		ns	
WRITE pulse width	<sup>t</sup> WP1	8		9		10		12		ns	
WRITE pulse width	tWP2	8	l.	9		10		12		ns	
Data setup time	t <sub>DS</sub>	6		8		10		10		ns	
Data hold time	†DH	0		0		_0		0		ns	
Write disable to output in Low-Z	<sup>t</sup> LZWE	1		1		1		1		ns	7
Write Enable to output in High-Z	<sup>1</sup> HZWE		6		6		8	Ī	8	ns	6, 7

### **AC TEST CONDITIONS**

Input pulse levelsVss to 3.0V	
Input rise and fall times3ns	
Input timing reference levels1.5V	
Output reference levels1.5V	
Output load See Figures 1 and 2	






Fig. 1 OUTPUT LOAD **EQUIVALENT** 

Fig. 2 OUTPUT LOAD **EQUIVALENT** 

- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < tRC/2.
- 3. Icc is dependent on output loading and cycle rates. The specified value applies with the outputs unloaded, and  $f = \frac{1}{{}^{t}RC \text{ (MIN)}}$
- 4. This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- 6. tHZCE, tHZOE and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured  $\pm 500mV$ from steady state voltage.
- At any given temperature and voltage condition, tHZCE is less than tLZCE, and tHZWE is less than tLZWE.


- 8. WE is HIGH for READ cycle.
- Device is continuously selected. Chip enable and output enables are held in their active state.
- 10. Address valid prior to, or coincident with, latest occurring chip enable.
- 11. tRC = Read Cycle Time.
- 12. Chip enable and write enable can initiate and terminate a WRITE cycle.
- 13. Contact Micron for IT/AT/XT timing and current specifications; they may differ from the commercial temperature range specifications shown in this data sheet.
- Typical currents are measured at 25°C.
- 15. Output enable  $(\overline{OE})$  is inactive (HIGH).
- 16. Output enable  $(\overline{OE})$  is active (LOW).

## DATA RETENTION ELECTRICAL CHARACTERISTICS (L version only)


DESCRIPTION	CONDITIONS		SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data			VDR	2			V	
Data Retention Current	<u>CE</u> ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		TBD	TBD	μA	14
L version	$VIN \ge (Vcc -0.2V)$ or $\le 0.2V$	Vcc = 3V	ICCDR		TBD	TBD	μА	14
Chip Deselect to Data Retention Time		·	<sup>t</sup> CDR	0			ns	4
Operation Recovery Time			<sup>t</sup> R	<sup>t</sup> RC			ns	4, 11




### **LOW Vcc DATA RETENTION WAVEFORM**



### READ CYCLE NO. 18,9




### **READ CYCLE NO. 27,8,10**




# MT5C256K4A1 REVOLUTIONARY PINOUT 256K x 4 SRAM

# WRITE CYCLE NO. 1 12 (Chip Enable Controlled)




# WRITE CYCLE NO. 2 12, 15 (Write Enable Controlled)







## WRITE CYCLE NO. 3 7, 12, 16 (Write Enable Controlled)



DON'T CARE

W UNDEFINED

MT5C256K4A1 REVOLUTIONARY PINOUT 256K x 4 SRAM