D OR N PACKAGE

SDFS056A - D2932, MARCH 1987 - REVISED OCTOBER 1993

- Internal Look-Ahead Circuitry for Fast Counting
- Carry Output for N-Bit Cascading
- Fully Synchronous Operation for Counting
- Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs

#### description

This synchronous, presettable, 4-bit binary counter features an internal carry look-ahead circuitry for application in high-speed counting designs. Synchronous operation is provided by

(TOP VIEW) CLR [] 1 16]] V<sub>CC</sub> CLK 2 15 D BCO 14 QA ΑПз B 🛮 4 13 🛛 Q<sub>B</sub> СПБ 12 Q<sub>C</sub> D 🛮 6 11 QD ENP [] 7 10 ENT GND 9 LOAD

having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with asynchronous (ripple-clock) counters; however, counting spikes may occur on the ripple-carry (RCO) output. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

This counter is fully programmable; that is, it may be preset to any number between 0 and 15. As presetting is synchronous, setting up a low level at the load (LOAD) input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs.

The clear function for the SN74F161A is asynchronous and a low level at the clear (CLR) input sets all four of the flip-flop outputs low regardless of the levels of the clock, load, or enable inputs.


The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable (ENP, ENT) inputs and a ripple-carry (RCO) output. Both ENP and ENT must be high to count, and ENT if fed forward to enable RCO. RCO thus enabled will produce a high-level pulse while the count is 15 (HHHH). The high-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed regardless of the level of the clock input.

The SN74F161A features a fully independent clock circuit. Changes at control inputs (ENP, ENT, or  $\overline{\text{LOAD}}$ ) that will modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the setup and hold times.


The SN74F161A is characterized for operation from 0°C to 70°C.

SDFS056A - D2932, MARCH 1987 - REVISED OCTOBER 1993

## logic symbol†




state diagram



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


SDFS056A - D2932, MARCH 1987 - REVISED OCTOBER 1993

## logic diagram (positive logic)




SDFS056A - D2932, MARCH 1987 - REVISED OCTOBER 1993

#### logic symbol, each flip-flop



## logic diagram, each flip-flop (positive logic)




SDFS056A - D2932, MARCH 1987 - REVISED OCTOBER 1993

## typical clear, preset, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Clear outputs to zero
- Preset to binary twelve
- 3. Count to thirteen, fourteen, fifteen, zero, one, and two
- Inhibit



SDFS056A - D2932, MARCH 1987 - REVISED OCTOBER 1993

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

#### recommended operating conditions

		MIT	NOM	MAX	UNIT
Vcc	Supply voltage	4.9	5	5.5	٧
ViH	High-level input voltage				٧
٧ <sub>IL</sub>	Low-level input voltage			0.8	>
ΊΚ	Input clamp current			-18	mA
ЮН	High-level output current			-1	mA
lOL	Low-level output current	'		20	mA
TA	Operating free-air temperature	(		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TE	ST CONDITIONS	MIN	TYP‡	MAX	UNIT	
Vικ		V <sub>CC</sub> = 4.5 V,	l <sub>j</sub> = -18 mA			-1.2	٧	
voн		$V_{CC} = 4.5 V$ ,	I <sub>OH</sub> = - 1 mA	2.5	3.4		V	
		$V_{CC} = 4.75 V$	l <sub>OH</sub> = − 1 mA	2.7				
VOL		V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 20 mA		0.3	0.5	٧	
1		V <sub>CC</sub> = 5.5 V,	V <sub>1</sub> = 7 V			0.1	mA	
۱н		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20	μA	
ЦL	ENP, CLK, A, B, C, D		V <sub>I</sub> = 0.5 V			- 0.6		
	ENT, LOAD	V <sub>CC</sub> = 5.5 V,				- 1.2	mA	
	CLR					- 0.6		
los§		$V_{CC} = 5.5 \text{ V},$	VO = 0	60		-150	mA	
Icc		V <sub>CC</sub> = 5.5 V			37	55	mA	

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

<sup>9</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

SDFS056A - D2932, MARCH 1987 - REVISED OCTOBER 1993

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

				V <sub>CC</sub> =	= 5 V, 25°C	MIN	мах	UNIT
				MIN	MAX			İ
fclock	Clock frequency			0	100	0	90	MHz
	Pulse duration	CLK high or low (loading)	CLK high or low (loading)			5		
		CLK (equation)	High	4		4		пѕ
t <sub>w</sub>		CLK (counting)	Low	6		7		
		CLR low	CLR low			5		
	Setup time	Data before CLK↑	High or low	5		5		
		LOAD before CLK↑	High	11		11.5		
tsu		LOAD before CLK	Low	8.5		9.5		ns
		END and SAIT before OLKT	High	11		11.5		
		ENP and ENT before CLK1	Low	5		5		
	Hold time	Data after CLK?	High or low	2		2		
th		1015 to 011th	High	2		2		]
		LOAD after CLK↑	Low	0		0		ns
		ENP and ENT after CLK↑	High or low	0		0		1
t <sub>su</sub>	Inactive-state setup time, CLR high before CLK↑†			6		6		ns

<sup>†</sup> Inactive-state state setup time is also referred to as recovery time.

## switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	Ci Ri	V <sub>CC</sub> = 5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = 25°C			V <sub>CC</sub> = 4.5 V to 5.5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = MIN to MAX <sup>‡</sup>	
			MIN	TYP	MAX	MIN	MAX	l
f <sub>max</sub>			100	120		90		MHz
t <sub>PLH</sub>	OLIK (TOAD himb)	Any Q	2.7	5.1	7.5	2.7	8.5	ns
t <sub>PHL</sub>	CLK (LOAD high)		2.7	7.1	10	2.7	11	
<sup>†</sup> PLH	OLK (I OAD Is a	LOAD low) Any Q	3.2	5.6	8.5	3.2	9.5	ns ns
<sup>†</sup> PHL	CLK (LUAD low)		3.2	5.6	8.5	3.2	9.5	
t <sub>PLH</sub>	CLK	RCO	4.2	9.6	14	4.2	15	
<sup>t</sup> PHL	CLK		4.2	9.6	14	4.2	15	
tPLH	ENT	RCO	1.7	4.1	7.5	1.7	8.5	ns
t <sub>PHL</sub>			1.7	4.1	7.5	1.7	8.5	
	CLR	Any Q	4.7	8.6	12	4.7	13	
t <sub>PHL</sub>		RCO	3.7	7.6	10.5	3.7	11.5	ns

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.