

# Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

# **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
  - Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
- Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.



# MM54HC174/MM74HC174 Hex D Flip-Flops with Clear

### **General Description**


These edge triggered flip-flops utilize advanced silicon-gate CMOS technology to implement D-type flip-flops. They possess high noise immunity, low power, and speeds comparable to low power Schottky TTL circuits. This device contains 6 master-slave flip-flops with a common clock and common clear. Data on the D input having the specified setup and hold times is transferred to the Q output on the low to high transition of the CLOCK input. The CLEAR input when low, sets all outputs to a low state.

Each output can drive 10 low power Schottky TTL equivalent loads. The MM54HC174/MM74HC174 is functionally as well as pin compatible to the 54LS174/74LS174. All inputs are protected from damage due to static discharge by diodes to  $V_{CC}$  and ground.

### **Features**

- Typical propagation delay: 16 ns
- Wide operating voltage range: 2-6V
- Low input current: 1 µA maximum
- Low quiescent current: 80 µA (74HC Series)
- Output drive: 10 LSTTL loads

### **Connection and Logic Diagrams**




#### Order Number MM54HC174\* or MM74HC174\*

# **Truth Table**

(Each Flip-Flop)

	Outputs		
Clear	Clock	D	σ
L	Х	X	L
Н	1	H	Н
Н	1 1	L	L
Н	Ĺ	X	$Q_0$

- H = High level (steady state)
- L = Low level (steady state)
- X = Don't Care
- Transition from low to high level
- Q<sub>0</sub> = The level of Q before the indicated steady state
- input conditions were established.



<sup>\*</sup>Please look into Section 8, Appendix D for availability of various package types.

(Note 3)

S.O. Package only

Lead Temperature (T<sub>L</sub>) (Soldering 10 seconds)

Absolute Maximum Rat If Military/Aerospace specified de contact the National Semiconduc Distributors for availability and spec	vices are required, ctor Sales Office/
Supply Voltage (V <sub>CC</sub> )	-0.5 to $+7.0$ V
DC Input Voltage (V <sub>IN</sub> )	$-1.5$ to $V_{CC} + 1.5V$
DC Output Voltage (VOUT)	$-0.5$ to $V_{CC} + 0.5V$
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	± 20 mA
DC Output Current, per pin (IOUT)	± 25 mA
DC V <sub>CC</sub> or GND Current, per pin (I <sub>CC</sub> )	± 50 mA
Storage Temperature Range (T <sub>STG</sub> )	-65°C to +150°C
Power Dissipation (PD)	

Operating Condit	ions		
	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	2	6	V
DC Input or Output Voltage (V <sub>IN</sub> , V <sub>OUT</sub> )	0	V <sub>CC</sub>	٧
Operating Temp. Range (TA)			
MM74HC	-40	+85	°C
MM54HC	-55	+ 125	°C
Input Rise or Fall Times			
$(t_f, t_f)$ $V_{CC} = 2.0V$		1000	ns
$V_{CC} = 4.5V$		500	ns
$V_{CC} = 6.0V$		400	ns

# **DC Electrical Characteristics** (Note 4)

Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> = 25°C		74HC T <sub>A</sub> = -40 to 85°C	54HC T <sub>A</sub> = -55 to 125°C	Units
				Тур	Guaranteed Limits			7
V <sub>IH</sub>	Minimum High Level Input Voltage		2.0V 4.5V 6.0V		1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	>>>
V <sub>IL</sub>	Maximum Low Level Input Voltage**		2.0V 4.5V 6.0V		0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	V V
V <sub>OH</sub>	Minimum High Level Output Voltage	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>  I <sub>OUT</sub>   ≤ 20 μA	2.0V 4.5V 6.0V	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 4.0 \text{ mA}$ $ I_{OUT}  \le 5.2 \text{ mA}$	4.5V 6.0V	4.2 5.7	3.98 5.48	3.84 5.34	3.7 5.2	v v
VOL	Maximum Low Level Output Voltage	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>  I <sub>OUT</sub>   ≤ 20 μA	2.0V 4.5V 6.0V	0 0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \le 4.0 \text{ mA}$ $ I_{OUT}  \le 5.2 \text{ mA}$	4.5V 6.0V	0.2 0.2	0.26 0.26	0.33 0.33	0.4 0.4	> >
I <sub>IN</sub>	Maximum Input Current	V <sub>IN</sub> =V <sub>CC</sub> or GND	6.0V		± 0.1	±1.0	±1.0	μΑ
lcc	Maximum Quiescent Supply Current	V <sub>IN</sub> =V <sub>CC</sub> or GND I <sub>OUT</sub> =0 μA	6.0V		8.0	80	160	μΑ

600 mW

500 mW

260°C

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: --12 mW/°C from 65°C to 85°C; ceramic "J" package: --12 mW/°C from 100°C to 125°C.

Note 4: For a power supply of 5V  $\pm$  10% the worst case output voltages ( $V_{OH}$ , and  $V_{OL}$ ) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case  $V_{IH}$  and  $V_{IL}$  occur at  $V_{CC} = 5.5$ V and 4.5V respectively. (The  $V_{IH}$  value at 5.5V is 3.85V.) The worst case leakage current ( $I_{IN}$ ,  $I_{CC}$ , and  $I_{OZ}$ ) occur for CMOS at the higher voltage and so the 6.0V values should be used.

<sup>\*\*</sup>VIL limits are currently tested at 20% of V<sub>CC</sub>. The above VIL specification (30% of V<sub>CC</sub>) will be implemented no later than Q1, CY'89.

# AC Electrical Characteristics $v_{CC} = 5V$ , $T_A = 25^{\circ}C$ , $C_L = 15$ pF, $t_f = t_f = 6$ ns

Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units
f <sub>MAX</sub>	Maximum Operating Frequency		50	30	MHz
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay, Clock or Clear to Output		16	30	ns
tREM	Minimum Removal Time, Clear to Clock		-2	5	กร
ts	Minimum Setup Time Data to Clock		10	20	ns
t <sub>H</sub>	Minimum Hold Time Clock to Data		0	5	ns
t <sub>W</sub>	Minimum Pulse Width Clock or Clear		10	16	ns

# AC Electrical Characteristics $c_L = 50 \text{ pF}$ , $t_f = t_f = 6 \text{ ns}$ (unless otherwise specified)

Symbol	Parameter	Conditions	Vcc	T <sub>A</sub> = 25°C		74HC T <sub>A</sub> = -40 to 85°C	54HC T <sub>A</sub> = -55 to 125°C	Units
			<u></u>	Тур		Guaranteed Limits		
f <sub>MAX</sub>	Maximum Operating Frequency		2.0V 4.5V 6.0V		5 27 31	4 21 24	3 18 20	MHz MHz MHz
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay Clock or Clear to Output		2.0V 4.5V 6.0V	55 18 16	165 33 28	206 41 35	248 49 42	ns ns ns
t <sub>REM</sub>	Minimum Removal Time Clear to Clock		2.0V 4.5V 6.0V	1 1 1	5 5 5	5 5 5	5 5 5	ns ns ns
ts	Minimum Setup Time Data to Clock		2.0V 4.5V 6.0V	42 12 10	100 20 17	125 25 21	150 30 25	ns ns ns
t <sub>H</sub>	Minimum Hold Time Clock to Data		2.0V 4.5V 6.0V	1 1 1	5 5 5	5 5 5	5 5 5	ns ns ns
t <sub>W</sub>	Minimum Pulse Width Clock or Clear		2.0V 4.5V 6.0V	35 10 8	80 16 14	106 20 18	120 24 20	ns ns ns
t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output Rise and Fall Time		2.0V 4.5V 6.0V	30 8 7	75 15 13	95 19 16	110 22 19	ns ns ns
t <sub>r</sub> , t <sub>f</sub>	Maximum Input Rise and Fall Time		2.0V 4.5V 6.0V		1000 500 400	1000 500 400	1000 500 400	ns ns ns
C <sub>PD</sub>	Power Dissipation Capacitance (Note 5)	(per package)		136				pF
C <sub>IN</sub>	Maximum Input Capacitance			5	10	10	10	pF

Note 5:  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} \ V_{CC^2} \ f + I_{CC} \ V_{CC_2}$ , and the no load dynamic current consumption,  $I_S = C_{PD} \ V_{CC} \ f + I_{CC} \ V_{CC_3}$ .