

LM6164/LM6264/LM6364 High Speed Operational Amplifier

General Description

The LM6164 family of high-speed amplifiers exhibits an excellent speed-power product in delivering 300V per μs and 175 MHz GBW (stable down to gains as low as ± 5) with only 5 mA of supply current. Further power savings and application convenience are possible by taking advantage of the wide dynamic range in operating supply voltage which extends all the way down to ± 5 V.

These amplifiers are built with National's VIPTM (Vertically Integrated PNP) process which produces fast PNP transistors that are true complements to the already fast NPN devices. This advanced junction-isolated process delivers high speed performance without the need for complex and expensive dielectric isolation.

Features


■ High slew rate	300 V/μs
■ High GBW product	175 MHz
■ Low supply current	5 mA
■ Fast settling	100 ns to 0.1%
■ Low differential gain	< 0.1%
■ Low differential phase	< 0.1°
■ Wide supply range	4.75V to 32V


■ Stable with unlimited capacitive load


Applications

- Video amplifier
- Wide-bandwidth signal conditioning
- Radar
- Sonar

Connection Diagrams







Top View
NS Package Number E20A

NS Package Number J08A, M08A or N08E

		NOO			
Military −55°C ≤ T _A ≤ + 125°C	Industrial -25°C ≤ T _A ∴ +85°C	Commercial 0°C ≤ T _A ≤ +70°C	Package	NSC Drawing	
	LM6264N	LM6364N	8-Pin Molded DIP	NOBE	
LM6164J/883 5962-8962401PA			8-Pin Ceramic DIP	J08A	
		LM6364M	8-Pin Molded Surface Mt.	M08A	
LM6164E/883 5962-89624012A			20-Lead LCC	E20A	
LM6164W/883 5962-8962401HA			10-Pin Ceramic Flatpak	W10A	

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V + -- V) 36V Differential Input Voltage (Note 6) ± 8V Common-Mode Input Voltage (Note 10) $(V^+ - 0.7V)$ to (V^-) 7V) Output Short Circuit to Gnd (Note 1) Continuous

Soldering Information

Dual-In-Line Package (N, J) Soldering (10 sec.) Small Outline Package (M) Vapor Phase (60 sec.) Infrared (15 sec.)

face mount devices. Storage Temperature Range

65°C to + 150°C Max Junction Temperature (Note 2) 150°C ± 700V ESD Tolerance (Notes 6 & 7)

See AN-450 "Surface Mounting Methods and Their Effect

on Product Reliability" for other methods of soldering sur-

Operating Ratings

Temperature Range (Note 2)

LM6164 55°C ⊆ T_{.1} ⊆ + 125°C LM6264 $25^{\circ}C \leq T_{.1} \leq +85^{\circ}C$ LM6364 $0^{\circ}C \le T_{,l} \le +70^{\circ}C$ Supply Voltage Range 4.75V to 32V

DC Electrical Characteristics The following specifications apply for Supply Voltage = \pm 15V, $V_{CM} = 0$, $R_L \ge 100~k\Omega$ and $R_S = 50\Omega$ unless otherwise noted. **Boldface** limits apply for $T_A - T_J = T_{MIN}$ to T_{MAX} ; all other limits $T_{A} = T_{J} - 25^{\circ}C.$

260°C

215°C

220°C

Symbol Parameter				LM6164	LM6264	LM6364	
	Conditions	Тур	Limit (Notes 3, 11)	Limit (Note 3)	Limit (Note 3)	Units	
Vos	Input Offset Voltage		2	4 6	4 6	9 11	mV max
V _{OS} Drift	Input Offset Voltage Average Drift		6				μV/°(
l _b	Input Bias Current		2.5	3 6	3 5	5 6	μA max
los	Input Offset Current		150	350 800	350 600	1500 1900	mA max
l _{OS} Drift	Input Offset Current Average Drift		0.3				nA/°(
R _{IN}	Input Resistance	Differential	100				kΩ
C _{IN}	Input Capacitance		3.0				ρF
A _{VOL}	Large Signal Voltage Gain	$V_{OUT} = \pm 10V$, $R_L = 2 k\Omega$ (Note 9)	2.5	1.8 0.9	1.8 1.2	1.3 1.1	V/m\
		$R_L = 10 k\Omega$	9				
V _{CM} Input Common-Mode Voltage Range	Supply = ±15V	+ 14.0	+ 13.9 + 13.8	+ 13.9 + 13.8	+ 13.8 + 13.7	V min	
		13.5	13.3 13.1	-13.3 - 13.1	- 13.2 - 13.1	V min	
	Supply = +5V (Note 4)	4.0	3.9 3.8	3.9 3.8	3.8 3.7	V	
		1.5	1.7 1.9	1.7 1.9	1.8 1.9	V max	
CMRR	Common-Mode Rejection Ratio	- 10V ≤ V _{CM} ≤ +10V	105	86 80	86 82	80 78	dB min
PSRR	Power Supply Rejection Ratio	±10V < V± < ±16V	96	86 80	86 82	80 78	dB min

DC Electrical Characteristics The following specifications apply for Supply Voltage = \pm 15V, $V_{CM}=0$, $R_L < 100 \ k\Omega$ and $R_S = 50\Omega$ unless otherwise noted. **Boldface** limits apply for $T_A = T_J = T_{MIN}$ to T_{MAX} ; all other limits $T_A = T_J = 25^{\circ}C$. (Continued)

Symbol	Parameter	Conditions	Тур	LM6164	LM6264	LM6364	
				Limit (Notes 3, 11)	Limit (Note 3)	Limit (Note 3)	Units
	Output Voltage Swing	Supply $+5V$ and $R_L = 2 k\Omega$	+ 14.2	+ 13.5 + 13.3	+ 13.5 + 13.3	+ 13.4 + 13.3	V min
			13.4	13.0 12.7	13.0 - 12.8	12.9 12.8	V min
		Supply +5V and R _L 2 kΩ	4.2	3.5 3.3	3.5 3.3	3.4 3.3	V min
		(Note 9)	1.3	1.7 2.0	1.7 1.9	1.8 1.9	V max
	Output Short Source Circuit Current Sink	65	30 20	30 25	30 25	mA min	
		Sink	65	30 20	30 25	30 25	mA min
Is	Supply Current		5.0	6.5 6.8	6.5 6.7	6.8 6.9	mA min

AC Electrical Characteristics The following specifications apply for Supply Voltage = \pm 15V, $V_{CM}=0$, $R_L=100~k\Omega$ and $R_S=50\Omega$ unless otherwise noted. **Boldface** limits apply for $T_A=T_J=T_{MIN}$ to T_{MAX} ; all other limits $T_A=T_J=25^{\circ}C$.

Symbol		Conditions	Тур	LM6164	LM6264	LM6364 Limit (Note 3)	Units	
	Parameter			Limit (Notes 3, 11)	Limit (Note 3)			
GBW Gain-Bandwidth Product		F = 20 MHz	175	140 100	140 120	120 100	MHz	
		Supply = ±5V	120		_		min	
SR Slew Rate	A _V = + 5 (Note 8)	300	200 180	200 1 80	200 180	V/µs		
	_	Supply = ±5V	200				min	
PBW	Power Bandwidth	V _{OUT} = 20 V _{PP}	4.5				MHz	
Ts	Settling Time	10V Step to 0.1% $A_V = -4$, $R_L = 2 \text{ k}\Omega$	100				ns	
φ _т	Phase Margin	A _V = +5	45				Deg	
A D	Differential Gain	NTSC, A _V = +10	< 0.1				%	
ΦD	Differential Phase	NTSC, A _V = +10	< 0.1				Deg	
e _{np-p}	Input Noise Voltage	F = 10 kHz	8				nV/√H	
inp-p	Input Noise Current	F = 10 kHz	1.5				pA/√H:	

Note 1: Continuous short-circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.

Note 2: The typical junction-to-ambient thermal resistance of the molded plastic DIP (N) is 105°C/Walt, the molded plastic SO (M) package is 155°C/Walt, and the cerdip (J) package is 125°C/Walt. All numbers apply for packages soldered directly into a printed circuit board.

Note 3: Limits are guaranteed by testing or correlation.

Note 4: For single supply operation, the following conditions apply: V + 5V, V = 0V, V_{CM} = 2.5V, V_{OUT} = 2.5V. Pin 1 & Pin 8 (V_{OS} Adjust) are each connected to Pin 4 (V =) to realize maximum output swing. This connection will degrade V_{OS}.

Note 5: CL - . 5 pF

Note 6: In order to achieve optimum AC performance, the input stage was designed without protective clamps. Exceeding the maximum differential input voltage results in reverse breakdown of the base-emitter junction of one of the input transistors and probable degradation of the input parameters (especially Vos. los. and Noise).

Note 7: The average voltage that the weakest pin combinations (those involving Pin 2 or Pin 3) can withstand and still conform to the datasheet limits. The test circuit used consists of the human body model of 100 pF in series with 1500ft.


Note 8; $V_{|N} = 4V$ step. For supply $\pm 5V$, $V_{|N} = 1V$ step.

Note 9: Voltage Gain is the total output swing (20V) divided by the input signal required to produce that swing.

Note 10: The voltage between V F and either input pin must not exceed 36V.


Note 11: A military RETS electrical test specification is available on request. At the time of printing, the LM6164J/883 RETS spec compiled with the **Boldface** limits in this column. The LM6164J/883 may also be procured as Standard Military Drawing #5962-8962401PA.

Typical Performance Characteristics (R_L = 10 k Ω , T_A = 25°C unless otherwise specified)



Typical Performance Characteristics (RL = 10 k Ω , TA = 25°C unless otherwise specified) (Continued)

Differential Gain (Note)



TL/H/9153-6


Differential Phase (Note)



TL/H/9153-7


Note: Differential gain and differential phase measured for four series LM6364 op amps in series with an LM6321 buffer. Error added by LM6321 is negligible. Test performed using Tektronix Type 520 NTSC test system. Configured with a gain of +5 (each output attenuated by 80%)


Step Response; Av = +5




TIME (50 ns/div)

TL/H/9153-1








TL/H/9153-9

Typical Performance Characteristics (R_L = 10 k Ω , T_A = 25°C unless otherwise specified) (Continued)



R_L = 2 kΩ

10 12 14 16 18


+/- SUPPLY VOLTAGE (V)

Simplified Schematic

8

+/- SUPPLY VOLTAGE (V)

10 12 14 16 18



-15 -10 -5 0 5 10

COMMON-MODE VOLTAGE (V)

TL/H/9153-13

Applications Tips

The LM6364 has been compensated for gains of 5 or greater (over specified ranges of temperature, power supply voltage, and load). Since this compensation involved adding emitter-degeneration resistors in the op amp's input stage, the open-loop gain was reduced as the stability increased. Gain error due to reduced $A_{\rm VOL}$ is most apparent at high gains; thus, the uncompensated LM6365 is appropriate for gains of 25 or more. If unity-gain operation is desired, the LM6361 should be used. The LM6361, LM6364, and LM6365 have the same high slew rate (typically 300 V/ μ s), regardless of their compensation.

The LM6364 is unusually tolerant of capacitive loads. Most op amps tend to oscillate when their load capacitance is greater than about 200 pF (in low-gain circuits). However, load capacitance on the LM6364 effectively increases its compensation capacitance, thus slowing the op amp's response and reducing its bandwidth. The compensation is not ideal, though, and ringing or oscillation may occur in low-gain circuits with large capacitive loads. To overcompensate the LM6364 for operation at gains less than 5, a

series resistor-capacitor network should be added between the input pins (as shown in the Typical Applications, Noise Gain Compensation) so that the high-frequency noise gain rises to at least 5.


Power supply bypassing will improve the stability and transient response of the LM6364, and is recommended for every design. 0.01 μF to 0.1 μF ceramic capacitors should be used (from each supply "rail" to ground); if the device is far away from its power supply source, an additional 2.2 μF to 10 μF (tantalum) may be required for extra noise reduction.

Keep all leads short to reduce stray capacitance and lead inductance, and make sure ground paths are low-impedance, especially where heavier currents will be flowing. Stray capacitance in the circuit layout can cause signal coupling between adjacent nodes, so that circuit gain unintentionally varies with frequency.

Breadboarded circuits will work best if they are built using generic PC boards with a good ground plane. If the op amps are used with sockets, as opposed to being soldered into the circuit, the additional input capacitance may degrade circuit performance.


Typical Applications

Offset Voltage Adjustment




TL/H/9153-10

Video-Bandwidth Amplifier



TL/H/9153-12

Noise-Gain Compensation for Gains ≤ 5



 $R_XC_X > (2\pi \cdot 25 \text{ MHz})^{-1}$ 5 $R_X = R_1 + R_F(1 + R_1/R_2)$