

## 74F646 • 74F646B • 74F648 Octal Transceiver/Register with 3-STATE Outputs

### General Description

These devices consist of bus transceiver circuits with 3-STATE, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to a high logic level. Control  $\bar{G}$  and direction pins are provided to control the transceiver function. In the transceiver mode, data present at the high impedance port may be stored in either the A or the B register or in both. The select controls can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when the enable control  $\bar{G}$  is Active LOW. In the

isolation mode (control  $\bar{G}$  HIGH), A data may be stored in the B register and/or B data may be stored in the A register.

### Features

- Independent registers for A and B buses
- Multiplexed real-time and stored data
- 'F648 has inverting data paths
- 'F646/'F646B have non-inverting data paths
- 'F646B is a faster version of the 'F646
- 3-STATE outputs
- 300 mil slim DIP
- Guaranteed 4000V minimum ESD protection



### Ordering Code:

Commercial	Military	Package Number	Package Description
74F646SPC		N24C	24-Lead (0.300" Wide) Molded Dual-In-Line
	54F646DM (Note 2)	J24F	24-Lead (0.300" Wide) Ceramic Dual-In-Line
74F646SC (Note 1)		M24B	24-Lead (0.300" Wide) Molded Small Outline, JEDEC
74F646MSA (Note 1)		MSA24	24-Lead Molded Shrink Small Outline, EIAJ, Type II
	54F646FM (Note 2)	W24C	24-Lead Cerpack
	54F646LM (Note 2)	E28A	28-Lead Ceramic Leadless Chip Carrier, Type C
74F646BSPC		N24C	24-Lead (0.300" Wide) Molded Dual-In-Line
74F646BSC (Note 1)		M24B	24-Lead (0.300" Wide) Molded Small Outline, JEDEC
74F648SPC		N24C	24-Lead (0.300" Wide) Molded Dual-In-Line
	54F648SDM (Note 2)	J24F	24-Lead (0.300" Wide) Ceramic Dual-In-Line
74F648SC (Note 1)		M24B	24-Lead (0.300" Wide) Molded Small Outline, JEDEC
	54F648FM (Note 2)	W24C	24-Lead Cerpack
	54F648LM (Note 2)	E28A	28-Lead Ceramic Leadless Chip Carrier, Type C



**Note 1:** Devices also available in 13" reel. Use suffix = SCX.

**Note 2:** Military grade device with environmental and burn-in processing. Use suffix = DMQB, FMOB and LMQB.

### Logic Symbols




## Logic Symbols (Continued)




## Connection Diagrams



**Pin Assignment  
for DIP, SOIC and Flatpak  
'F646/'F646B**



**Pin Assignment  
for DIP, SOIC and Flatpak  
'F648**



## Connection Diagrams (Continued)



## Unit Loading/Fan Out

Pin Names	Description	54F/74F	
		U.L. HIGH/LOW	Input $I_{IH}/I_{IL}$ Output $I_{OH}/I_{OL}$
$A_0$ – $A_7$	Data Register A Inputs/ 3-STATE Outputs	3.5/1.083 600/106.6 (80)	70 $\mu$ A/–650 $\mu$ A –12 mA/64 mA (48 mA)
$B_0$ – $B_7$	Data Register B Inputs/ 3-STATE Outputs	3.5/1.083 600/106.6 (80)	70 $\mu$ A/–650 $\mu$ A –12 mA/64 mA (48 mA)
CPAB, CPBA	Clock Pulse Inputs	1.0/1.0	20 $\mu$ A/–0.6 mA
SAB, SBA	Select Inputs	1.0/1.0	20 $\mu$ A/–0.6 mA
$\bar{G}$	Output Enable Input	1.0/1.0	20 $\mu$ A/–0.6 mA
DIR	Direction Control Input	1.0/1.0	20 $\mu$ A/–0.6 mA

## Function Table


Inputs						Data I/O (Note 3)		Function
$\bar{G}$	DIR	CPAB	CPBA	SAB	SBA	$A_0$ – $A_7$	$B_0$ – $B_7$	
H	X	H or L	H or L	X	X			Isolation
H	X	$\curvearrowright$	X	X	X	Input	Input	Clock $A_n$ Data into A Register Clock $B_n$ Data into B Register
L	H	X	X	L	X	Input	Output	$A_n$ to $B_n$ —Real Time (Transparent Mode) Clock $A_n$ Data into A Register A Register to $B_n$ (Stored Mode)
L	H	H or L	X	H	X			Clock $A_n$ Data into A Register and Output to $B_n$
L	L	X	X	X	L	Output	Input	$B_n$ to $A_n$ —Real Time (Transparent Mode) Clock $B_n$ Data into B Register B Register to $A_n$ (Stored Mode)
L	L	X	H or L	X	H			Clock $B_n$ Data into B Register and Output to $A_n$

H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Irrelevant  
 $\curvearrowright$  = LOW-to-HIGH Transition

**Note 3:** The data output functions may be enabled or disabled by various signals at the  $\bar{G}$  and DIR Inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the clock inputs.

# Logic Diagrams


'F646/'F646B



DS009580-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

**Logic Diagrams** (Continued)



DS009589-6

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## Absolute Maximum Ratings (Note 4)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
Plastic	-55°C to +150°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 5)	-0.5V to +7.0V
Input Current (Note 5)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V <sub>CC</sub> = 0V)	
Standard Output	-0.5V to V <sub>CC</sub>
3-STATE Output	-0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated I <sub>OL</sub> (mA)

ESD Last Passing Voltage (Min)

4000V

## Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

**Note 4:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

**Note 5:** Either voltage limit or current limit is sufficient to protect inputs.

## DC Electrical Characteristics

Symbol	Parameter	54F/74F			Units	V <sub>CC</sub>	Conditions
		Min	Typ	Max			
V <sub>IH</sub>	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	I <sub>IN</sub> = -18 mA (Non I/O Pins)
V <sub>OH</sub>	Output HIGH Voltage	54F 10% V <sub>CC</sub>	2.0		V	Min	I <sub>OH</sub> = -12 mA (A <sub>n</sub> , B <sub>n</sub> )
		74F 10% V <sub>CC</sub>	2.0				I <sub>OH</sub> = -15 mA (A <sub>n</sub> , B <sub>n</sub> )
V <sub>OL</sub>	Output LOW Voltage	54F 10% V <sub>CC</sub>		0.55	V	Min	I <sub>OL</sub> = 48 mA (A <sub>n</sub> , B <sub>n</sub> )
		74F 10% V <sub>CC</sub>		0.55			I <sub>OL</sub> = 64 mA (A <sub>n</sub> , B <sub>n</sub> )
I <sub>IH</sub>	Input HIGH Current	54F		20.0	μA	Max	V <sub>IN</sub> = 2.7V (Non I/O Pins)
	Current	74F		5.0			
I <sub>BVI</sub>	Input HIGH Current Breakdown Test	54F		100	μA	Max	V <sub>IN</sub> = 7.0V (Non I/O Pins)
		74F		7.0			
I <sub>BVIT</sub>	Input HIGH Current Breakdown (I/O)	54F		1.0	mA	Max	V <sub>IN</sub> = 5.5V (A <sub>n</sub> , B <sub>n</sub> )
		74F		0.5			
I <sub>CEX</sub>	Output HIGH Leakage Current	54F		250	μA	Max	V <sub>OUT</sub> = V <sub>CC</sub>
		74F		50			
V <sub>ID</sub>	Input Leakage Test	74F	4.75		V	0.0	I <sub>ID</sub> = 1.9 μA All Other Pins Grounded
I <sub>OD</sub>	Output Leakage Circuit Current	74F		3.75	μA	0.0	V <sub>IOD</sub> = 150 mV All Other Pins Grounded
I <sub>IL</sub>	Input LOW Current			-0.6	mA	Max	V <sub>IN</sub> = 0.5V (Non I/O Pins)
I <sub>IH</sub> + I <sub>OZH</sub>	Output Leakage Current			70	μA	Max	V <sub>OUT</sub> = 2.7V (A <sub>n</sub> , B <sub>n</sub> )
I <sub>IL</sub> + I <sub>OZL</sub>	Output Leakage Current			-650	μA	Max	V <sub>OUT</sub> = 0.5V (A <sub>n</sub> , B <sub>n</sub> )
I <sub>OS</sub>	Output Short-Circuit Current		-100	-225	mA	Max	V <sub>OUT</sub> = 0V
I <sub>ZZ</sub>	Bus Drainage Test			500	μA	0.0V	V <sub>OUT</sub> = 5.25V
I <sub>CCH</sub>	Power Supply Current			135	mA	Max	V <sub>O</sub> = HIGH
I <sub>CCL</sub>	Power Supply Current			150	mA	Max	V <sub>O</sub> = LOW
I <sub>CCZ</sub>	Power Supply Current			150	mA	Max	V <sub>O</sub> = HIGH Z

**'F646/'F648**  
**AC Electrical Characteristics**

Symbol	Parameter	74F		54F		74F		Units
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{V}$ $C_L = 50\text{ pF}$		$T_A, V_{CC} = \text{Mil}$ $C_L = 50\text{ pF}$		$T_A, V_{CC} = \text{Com}$ $C_L = 50\text{ pF}$		
		Min	Max	Min	Max	Min	Max	
$f_{\text{max}}$	Maximum Clock Frequency	90		75		90		MHz
$t_{\text{PLH}}$	Propagation Delay	2.0	7.0	2.0	8.5	2.0	8.0	ns
$t_{\text{PHL}}$	Clock to Bus	2.0	8.0	2.0	9.5	2.0	9.0	
$t_{\text{PLH}}$	Propagation Delay	1.0	7.0	1.0	8.0	1.0	7.5	ns
$t_{\text{PHL}}$	Bus to Bus ('F646)	1.0	6.5	1.0	8.0	1.0	7.0	
$t_{\text{PLH}}$	Propagation Delay	2.0	8.5	1.0	10.0	2.0	9.0	ns
$t_{\text{PHL}}$	Bus to Bus ('F648)	1.0	7.5	1.0	9.0	1.0	8.0	
$t_{\text{PLH}}$	Propagation Delay	2.0	8.5	2.0	11.0	2.0	9.5	ns
$t_{\text{PHL}}$	SBA or SAB to A or B	2.0	8.0	2.0	10.0	2.0	9.0	
$t_{\text{PZH}}$	Enable Time	2.0	8.5	2.0	10.0	2.0	9.0	ns
$t_{\text{PZL}}$	$\overline{\text{OE}}$ to A or B	2.0	12.0	2.0	13.5	2.0	12.5	
$t_{\text{PHZ}}$	Disable Time	1.0	7.5	1.0	9.0	1.0	8.5	ns
$t_{\text{PLZ}}$	$\overline{\text{OE}}$ to A or B	2.0	9.0	2.0	11.0	2.0	9.5	
$t_{\text{PZH}}$	Enable Time	2.0	14.0	2.0	16.0	2.0	15.0	ns
$t_{\text{PZL}}$	DIR to A or B	2.0	13.0	2.0	15.0	2.0	14.0	
$t_{\text{PHZ}}$	Disable Time	1.0	9.0	1.0	10.0	1.0	9.5	ns
$t_{\text{PLZ}}$	DIR to A or B	2.0	11.0	2.0	12.0	2.0	11.5	

**'F646/'F648**  
**AC Operating Requirements**

Symbol	Parameter	74F		54F		74F		Units
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{V}$		$T_A, V_{CC} = \text{Mil}$		$T_A, V_{CC} = \text{Com}$		
		Min	Max	Min	Max	Min	Max	
$t_s(\text{H})$	Setup Time, HIGH or LOW	5.0		5.0		5.0		ns
$t_s(\text{L})$	Bus to Clock	5.0		5.0		5.0		
$t_h(\text{H})$	Hold Time, HIGH or LOW	2.0		2.5		2.0		ns
$t_h(\text{L})$	Bus to Clock	2.0		2.5		2.0		
$t_w(\text{H})$	Clock Pulse Width	5.0		5.0		5.0		ns
$t_w(\text{L})$	HIGH or LOW	5.0		5.0		5.0		


**'F646B**  
**AC Electrical Characteristics**

Symbol	Parameter	74F		54F		74F		Units
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{V}$ $C_L = 50\text{ pF}$		$T_A, V_{CC} = \text{MII}$ $C_L = 50\text{ pF}$		$T_A, V_{CC} = \text{Com}$ $C_L = 50\text{ pF}$		
		Min	Max	Min	Max	Min	Max	
$f_{\text{max}}$	Maximum Clock Frequency	165				150		MHz
$t_{\text{PLH}}$	Propagation Delay	2.5	7.0			2.5	8.0	ns
$t_{\text{PHL}}$	Clock to Bus	3.0	7.5			3.0	8.0	
$t_{\text{PLH}}$	Propagation Delay	2.0	6.0			2.0	7.0	ns
$t_{\text{PHL}}$	Bus to Bus	2.0	6.0			2.0	7.0	
$t_{\text{PLH}}$	Propagation Delay	2.5	7.5			2.5	8.5	ns
$t_{\text{PHL}}$	SBA or SAB to A or B	2.5	7.5			2.5	8.5	
$t_{\text{PZH}}$	Enable Time	2.5	6.5			2.5	8.0	ns
$t_{\text{PZL}}$	$\overline{\text{OE}}$ to A or B	2.5	9.0			2.5	10.0	
$t_{\text{PHZ}}$	Disable Time	1.5	6.5			1.5	7.5	ns
$t_{\text{PLZ}}$	$\overline{\text{OE}}$ to A or B	2.0	7.0			2.0	8.5	
$t_{\text{PZH}}$	Enable Time	2.0	7.0			2.0	8.5	ns
$t_{\text{PZL}}$	DIR to A or B	3.0	9.5			3.0	10.0	
$t_{\text{PHZ}}$	Disable Time	1.5	7.5			1.5	8.5	ns
$t_{\text{PLZ}}$	DIR to A or B	2.5	8.5			2.5	9.5	

**'F646B**  
**AC Operating Requirements**


Symbol	Parameter	74F		54F		74F		Units
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{V}$		$T_A, V_{CC} = \text{MII}$		$T_A, V_{CC} = \text{Com}$		
		Min	Max	Min	Max	Min	Max	
$t_s(\text{H})$	Setup Time, HIGH or LOW	5.0				4.0		ns
$t_s(\text{L})$	Bus to Clock	5.0				4.0		
$t_h(\text{H})$	Hold Time, HIGH or LOW	1.5				1.5		ns
$t_h(\text{L})$	Bus to Clock	1.5				1.5		
$t_w(\text{H})$	Clock Pulse Width	5.0				5.0		ns
$t_w(\text{L})$	HIGH or LOW	5.0				5.0		






## Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:



DS009580-12


## Physical Dimensions inches (millimeters) unless otherwise noted



**28-Lead Ceramic Leadless Chip Carrier, Type C  
Package Number E28A**

E28A (REV D)


**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)




J24F (REV. H)

**24-Lead (0.300" Wide) Ceramic Dual-In-Line Package (SD)  
Package Number J24F**

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)




**24-Lead (0.300" Wide) Molded Small Outline Package, JEDEC (S)  
Package Number M24B**




**24-Lead Molded Shrink Small Outline Package, EIAJ, Type II  
Package Number MSA24**

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)



N24C (REV F)

**24-Lead (0.300" Wide) Molded Dual-In-Line Package (SP)**  
Package Number N24C



W24C (REV E)

**24-Lead Cerpack**  
Package Number W24C

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

**Fairchild Semiconductor Corporation**  
**Americas**  
Customer Response Center  
Tel: 1-888-522-5372

[www.fairchildsemi.com](http://www.fairchildsemi.com)

**Fairchild Semiconductor Europe**  
Fax: +49 (0) 1 80-530 85 86  
Email: [europa.support@nsc.com](mailto:europa.support@nsc.com)  
Deutsch Tel: +49 (0) 8 141-35-0  
English Tel: +44 (0) 1 793-85-68-56  
Italy Tel: +39 (0) 2 57 5631

**Fairchild Semiconductor Hong Kong Ltd.**  
13th Floor, Straight Block,  
Ocean Centre, 5 Canton Rd.  
Tsimshatsui, Kowloon  
Hong Kong  
Tel: +852 2737-7200  
Fax: +852 2314-0061

**National Semiconductor Japan Ltd.**  
Tel: 81-3-5620-6175  
Fax: 81-3-5620-6179