


CD54/74HC4543
CD54/74HCT4543

File Number 1822


HARRIS SEMICONDUCTOR 27E D 4302271 0018001 9 HAS

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

BCD-to-7 Segment Latch/
Decoder/Driver for LCDs



- Type Features:
- Input latches for BCD code storage
 - Blanking capability
 - Phase input for complementing outputs

The RCA CD54/74HC4543 and CD54/74HCT4543 high-speed silicon-gate devices are BCD-to-7 segment latch/decoder/drivers designed primarily for directly driving liquid-crystal displays. They have an active-high disable input (LD), an active high blanking input (BI) and a phase input (PH) to which a square wave is applied for liquid-crystal applications. This square wave is also applied to the backplane of the liquid-crystal display.

These devices can also be used, in conjunction with current amplifying devices, for driving LEDs, incandescent, fluorescent, and gas-discharge displays. For these applications the phase input provides a means for obtaining active-high or active-low segment outputs. (See Function Table.)

The CD54HC/HCT4543 are supplied in 16-lead ceramic dual-in-line frit-seal packages (F suffix). The CD74HC/HCT-4543 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).


Family Features:

- Fanout (over temperature range):
Standard outputs - 10 LSTTL loads
Bus driver outputs - 15 LSTTL loads
- Wide operating temperature range:
CD74HC/HCT: -40 to +85°C
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL logic ICs
- Alternate source is Philips/Signetics
- CD54HC/CD74HC types:
2 to 6 V operation
High noise immunity:
 $N_{IL}=30\%$, $N_{IH}=30\%$ of V_{CC} ; @ $V_{CC}=5\text{ V}$
- CD54HCT/CD74HCT types:
4.5 to 5.5 V operation
Direct LSTTL input logic compatibility
 $V_{IL}=0.8\text{ V max.}$, $V_{IH}=2\text{ V min.}$
CMOS input compatibility
 $I \leq 1\ \mu\text{A}$ @ V_{OL} , V_{OH}

FUNCTION TABLE

INPUTS						OUTPUTS							DISPLAY	
LD	BI	PH	D3	D2	D1	D0	a	b	c	d	e	f	g	
X	H	L	X	X	X	X	L	L	L	L	L	L	L	Blank
H	L	L	L	L	L	L	L	H	H	H	H	H	L	0
H	L	L	L	L	L	H	L	H	H	L	L	L	L	1
H	L	L	L	L	H	L	H	H	L	H	L	L	H	2
H	L	L	L	L	H	H	H	H	H	L	L	L	H	3
H	L	L	L	H	L	L	L	H	L	H	L	L	H	4
H	L	L	L	H	L	H	L	H	L	H	L	L	H	5
H	L	L	L	H	H	L	L	H	H	H	L	L	L	6
H	L	L	L	H	H	H	L	H	L	L	L	L	L	7
H	L	L	H	L	L	L	H	H	H	H	H	H	H	8
H	L	L	H	L	L	H	H	H	H	L	L	L	L	9
H	L	L	H	H	L	L	L	L	L	L	L	L	L	Blank
H	L	L	H	H	L	L	L	L	L	L	L	L	L	Blank
H	L	L	H	H	L	L	L	L	L	L	L	L	L	Blank
H	L	L	H	H	L	L	L	L	L	L	L	L	L	Blank
H	L	L	H	H	L	L	L	L	L	L	L	L	L	Blank
H	L	L	H	H	L	L	L	L	L	L	L	L	L	Blank
H	L	L	H	H	L	L	L	L	L	L	L	L	L	Blank
H	L	L	X	X	X	X	L	L	L	L	L	L	L	Blank
as above	H		as above				inverse of above							as above

**Depends upon the BCD code previously applied when LD = High.



TERMINAL ASSIGNMENT

CD54/74HC4543
CD54/74HCT4543

HARRIS SEMICONDUCTOR 27E D 430227J 0018002 0 HAS




Fig. 1 - Logic diagram.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V _{cc}):	
(Voltages referenced to ground) -0.5 to +7 V
DC INPUT DIODE CURRENT, I _{ik} (FOR V _i < -0.5 V OR V _i > V _{cc} + 0.5 V) ±20 mA
DC OUTPUT DIODE CURRENT, I _{ok} (FOR V _o < -0.5 V OR V _o > V _{cc} + 0.5 V) ±20 mA
DC DRAIN CURRENT, PER OUTPUT (I _o) (FOR -0.5 V < V _o < V _{cc} + 0.5 V) ±25 mA
DC V _{cc} OR GROUND CURRENT (I _{cc}) ±50 mA
POWER DISSIPATION PER PACKAGE (P _D):	
For T _A = -40 to +60°C (PACKAGE TYPE E) 500 mW
For T _A = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -55 to +100°C (PACKAGE TYPE F,H) 500 mW
For T _A = +100 to +125°C (PACKAGE TYPE F,H)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -40 to +70°C (PACKAGE TYPE M) 400 mW
For T _A = +70 to +125°C (PACKAGE TYPE M)	Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (T _A):	
PACKAGE TYPE F,H -55 to +125°C
PACKAGE TYPE E,M -40 to +85°C
STORAGE TEMPERATURE (T _{stg}) -65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max. +265°C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm) with solder contacting lead tips only +300°C

CD54/74HC4543
CD54/74HCT4543

T-51-17

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T _A =Full Package Temperature Range) V _{CC} *			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	
DC Input or Output Voltage, V _I , V _O	0	V _{CC}	V
Operating Temperature, T _A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	
Input Rise and Fall Times, t _r , t _f :			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to Ground.

SWITCHING CHARACTERISTICS (V_{CC}=5 V, T_A=25°C, Input t_r, t_f=6 ns)

CHARACTERISTIC	C _L (pF)	TYPICAL VALUES		UNITS	
		HC	HCT		
Propagation Delay: D _n to Output	t _{PLH} t _{PHL}	15	28	ns	
LD to Output	t _{PLH} t _{PHL}	15	31		
BI to Output	t _{PLH} t _{PHL}	15	22		
PH to Output	t _{PLH} t _{PHL}	15	17		
Power Dissipation Capacitance*	C _{PD}	—	52	54	pF

*C_{PD} is used to determine the dynamic power consumption, per package.

$$P_D = C_{PD} V_{CC}^2 f_i + \sum C_L V_{CC}^2 f_o$$

where f_i = input frequency
f_o = output frequency
C_L = output load capacitance
V_{CC} = supply voltage.

PRE-REQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	TEST CONDITIONS V _{CC} (V)	LIMITS												UNITS		
		25°C				-40°C to +85°C				-55°C to +125°C						
		HC		HCT		74HC		74HCT		54HC		54HCT				
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.			
Setup Time, D _n to LD	t _{su}	2	60	—	—	—	—	75	—	—	—	—	90	—	—	ns
		4.5	12	—	12	—	15	—	15	—	18	—	18	—		
		6	10	—	—	—	13	—	—	—	15	—	—	—		
Hold Time, D _n to LD	t _h	2	30	—	—	—	40	—	—	—	45	—	—	—		
		4.5	6	—	8	—	8	—	10	—	9	—	12	—		
		6	5	—	—	—	7	—	—	—	8	—	—	—		
Latch Disable Pulse Width,	t _w	2	50	—	—	—	65	—	—	—	75	—	—	—		
		4.5	10	—	10	—	13	—	13	—	15	—	15	—		
		6	9	—	—	—	11	—	—	—	13	—	—	—		

HARRIS SEMICONDUCTOR SECTOR 27E D 4302271 0018003 2 HAS

CD54/74HC4543
CD54/74HCT4543

STATIC ELECTRICAL CHARACTERISTICS

HARRIS SEMICONDUCTOR SECTOR 27E D 4302271 0018004 4 HAS

CHARACTERISTIC	CD74HC4543/CD54HC4543									CD74HCT4543/CD54HCT4543									UNITS					
	TEST CONDITIONS			74HC/54HC TYPES			74HC TYPES			54HC TYPES			TEST CONDITIONS		74HCT/54HCT TYPES			74HCT TYPES			54HCT TYPES			
	V _i V	I _o mA	V _{cc} V	+25°C			-40/ +85°C			-55/ +125°C			V _i V	V _{cc} V	+25°C			-40/ +85°C			-55/ +125°C			
				Min	Typ	Max	Min	Max	Min	Max	Min	Max			Min	Typ	Max	Min		Max	Min	Max		
High-Level Input Voltage	V _{ih}		2	1.5	—	—	1.5	—	1.5	—	—	—	4.5	4.6 to 5.5	2	—	—	2	—	2	—	—	V	
Low-Level Input Voltage	V _{il}		2	—	—	0.5	—	0.5	—	0.5	—	—	4.5	4.5 to 5.5	—	—	0.8	—	0.8	—	0.8	—	V	
High-Level Output Voltage CMOS Loads	V _{oh} or V _{ih}	-0.02	2	1.9	—	—	1.9	—	1.9	—	—	V _{il} or V _{ih}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V	
TTL Loads Non-Standard Output	V _{il} or V _{ih}	-1 -1.3	4.5 6	3.98 5.48	—	—	3.84 5.34	—	3.7 5.2	—	V _{il} or V _{ih}	4.5	3.98	—	—	3.84	—	3.7	—	—	—	—	V	
Low-Level Output Voltage CMOS Loads	V _{ol} or V _{ih}	0.02	2	—	—	0.1	—	0.1	—	0.1	—	V _{il} or V _{ih}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V	
TTL Loads Non-Standard Output	V _{il} or V _{ih}	1 1.3	4.5 6	—	—	0.26 0.26	—	0.33 0.33	—	0.4 0.4	—	V _{il} or V _{ih}	4.5	—	—	0.26	—	0.33	—	0.4	—	0.4	V	
Input Leakage Current	I _i	V _{cc} or Gnd	6	—	—	±0.1	—	±1	—	±1	—	Any Voltage Between V _{cc} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA	
Quiescent Device Current	I _{cc}	V _{cc} or Gnd	0	8	—	—	8	—	80	—	160	V _{cc} or Gnd	5.5	—	—	8	—	80	—	160	—	160	μA	
Additional Quiescent Device Current per input pin: 1 unit load	ΔI _{cc} *											V _{cc} -2.1	4.5 to 5.5	—	100	360	—	450	—	490	—	490	μA	

*For dual-supply systems theoretical worst case (V_i = 2.4 V, V_{cc} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
D0, D1, D2	1
D3, BI	0.5
PH	1.25
LD	1.5


*Unit Load is ΔI_{cc} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC4543
CD54/74HCT4543


T-51-17

SWITCHING CHARACTERISTICS (C_L=50 pF, Input t_r=6 ns)


CHARACTERISTIC	V _{CC}	LIMITS										UNITS		
		25°C				-40°C to +85°C				-55°C to +125°C				
		HC		HCT		74HC		74HCT		54HC			54HCT	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.			
Propagation Delay, D _n to Output	t _{PLH}	2	—	340	—	—	—	425	—	—	—	510	—	ns
	t _{PHL}	4.5	—	68	—	—	—	85	—	—	—	102	—	
		6	—	58	—	—	—	72	—	—	—	87	—	
LD to Output	t _{PLH}	2	—	370	—	—	—	465	—	—	—	555	—	ns
	t _{PHL}	4.5	—	74	—	77	—	93	—	96	—	111	—	
		6	—	63	—	—	—	79	—	—	—	94	—	
BI to Output	t _{PLH}	2	—	265	—	—	—	330	—	—	—	400	—	ns
	t _{PHL}	4.5	—	53	—	66	—	66	—	83	—	80	—	
		6	—	45	—	—	—	56	—	—	—	68	—	
PH to Output	t _{PLH}	2	—	200	—	—	—	250	—	—	—	300	—	ns
	t _{PHL}	4.5	—	40	—	66	—	50	—	83	—	60	—	
		6	—	34	—	—	—	43	—	—	—	51	—	
Transition Time	t _{TLH}	2	—	250	—	—	—	315	—	—	—	375	—	ns
	t _{THL}	4.5	—	50	—	50	—	63	—	63	—	75	—	
		6	—	43	—	—	—	54	—	—	—	64	—	
Input Capacitance	C _i		—	10	—	10	—	10	—	10	—	10	—	pF



(a) WAVEFORMS SHOWING THE ADDRESS AND BLANKING (D_n, BI) TO OUTPUT PROPAGATION DELAYS AND THE OUTPUT TRANSITION TIMES.



(b) WAVEFORMS SHOWING THE LATCH DISABLE INPUT (LD) TO OUTPUT PROPAGATION DELAYS AND THE OUTPUT TRANSITION TIMES.



NOTE:
THE SHADED AREAS INDICATE WHEN THE INPUT IS PERMITTED TO CHANGE FOR PREDICTABLE OUTPUT PERFORMANCE.

(c) WAVEFORMS SHOWING THE ADDRESS (D_n) TO LATCH DISABLE (LD) INPUT SET-UP AND HOLD TIMES.

92CM-40103

	54/74HC	54/74HCT
Input Level	V _{CC}	3 V
Switching Voltage, V _S	50% V _{CC}	1.3 V

Fig. 2 - AC waveforms.

HARRIS SEMICONDUCTOR 27E D 430227J 0018005 6 HAS

CD54/74HC4543 CD54/74HCT4543

APPLICATION CIRCUITS




Fig. 3 - Connection to liquid-crystal (LCD) display readout.




Fig. 4 - Connection to incandescent display readout.




Fig. 5 - Connection to gas-discharge display readout.




Fig. 6 - Connection to fluorescent display readout.

HARRIS SEMICONDUCTOR 27E D 430227J 0018006 & HAS