

54AC/74AC174 • 54ACT/74ACT174 Hex D Flip-Flop with Master Reset


General Description

The 'AC/'ACT174 is a high-speed hex D flip-flop. The device is used primarily as a 6-bit edge-triggered storage register. The information on the D inputs is transferred to storage during the LOW-to-HIGH clock transition. The device has a Master Reset to simultaneously clear all flip-flops.


Features

- I_{CC} reduced by 50%
- Outputs source/sink 24 mA
- 'ACT174 has TTL-compatible inputs
- Standard Military Drawing (SMD)
 - 'AC174: 5962-87626
 - 'ACT174: 5962-87757

Logic Symbols




Pin Names	Description
D ₀ -D ₅	Data Inputs
CP	Clock Pulse Input
MR	Master Reset Input
Q ₀ -Q ₅	Outputs




Connection Diagrams

Pin Assignment for DIP, Flatpak and SOIC



TL/F/9935-3

Pin Assignment for LCC



TL/F/9935-4

Functional Description

The 'AC/'ACT174 consists of six edge-triggered D flip-flops with individual D inputs and Q outputs. The Clock (CP) and Master Reset (MR) are common to all flip-flops. Each D input's state is transferred to the corresponding flip-flop's output following the LOW-to-HIGH Clock (CP) transition. A LOW input to the Master Reset (MR) will force all outputs LOW independent of Clock or Data inputs. The 'AC/'ACT174 is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

Truth Table

Inputs			Output
MR	CP	D	Q
L	X	X	L
H	/	H	H
H	/	L	L
H	L	X	Q


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

/ = LOW-to-HIGH Transition

Logic Diagram



TL/F/9935-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC})	$-0.5V$ to $+7.0V$
DC Input Diode Current (I_{IK})	
$V_I = -0.5V$	-20 mA
$V_I = V_{CC} + 0.5V$	$+20\text{ mA}$
DC Input Voltage (V_I)	$-0.5V$ to $V_{CC} + 0.5V$
DC Output Diode Current (I_{OK})	
$V_O = -0.5V$	-20 mA
$V_O = V_{CC} + 0.5V$	$+20\text{ mA}$
DC Output Voltage (V_O)	$-0.5V$ to $V_{CC} + 0.5V$
DC Output Source or Sink Current (I_O)	$\pm 50\text{ mA}$
DC V_{CC} or Ground Current per Output Pin (I_{CC} or I_{GND})	$\pm 50\text{ mA}$
Storage Temperature (T_{STG})	-65°C to $+150^{\circ}\text{C}$
Junction Temperature (T_J)	
CDIP	175°C
PDIP	140°C

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT™ circuits outside databook specifications.

DC Characteristics for 'AC Family Devices

Symbol	Parameter	V_{CC} (V)	74AC		54AC	74AC	Units	Conditions
			$T_A = +25^{\circ}\text{C}$		$T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$	$T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$		
			Typ	Guaranteed Limits				
V_{IH}	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	2.1 3.15 3.85	V	$V_{OUT} = 0.1\text{V}$ or $V_{CC} - 0.1\text{V}$
V_{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	0.9 1.35 1.65	V	$V_{OUT} = 0.1\text{V}$ or $V_{CC} - 0.1\text{V}$
V_{OH}	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50\text{ }\mu\text{A}$
		3.0 4.5 5.5		2.56 3.86 4.86	2.4 3.7 4.7	2.46 3.76 4.76	V	* $V_{IN} = V_{IL}$ or V_{IH} -12 mA $I_{OH} = 24\text{ mA}$ -24 mA
V_{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V	$I_{OUT} = 50\text{ }\mu\text{A}$
		3.0 4.5 5.5		0.36 0.36 0.36	0.50 0.50 0.50	0.44 0.44 0.44	V	* $V_{IN} = V_{IL}$ or V_{IH} 12 mA $I_{OL} = 24\text{ mA}$ 24 mA
I_{IN}	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	± 1.0	μA	$V_I = V_{CC}, \text{GND}$

*All outputs loaded; thresholds on input associated with output under test.

Recommended Operating Conditions

Supply Voltage (V_{CC})	2.0V to 6.0V
'AC	4.5V to 5.5V
'ACT	
Input Voltage (V_I)	0V to V_{CC}
Output Voltage (V_O)	0V to V_{CC}
Operating Temperature (T_A)	-40°C to $+85^{\circ}\text{C}$
74AC/ACT	-55°C to $+125^{\circ}\text{C}$
54AC/ACT	
Minimum Input Edge Rate ($\Delta V/\Delta t$)	
'AC Devices	
V_{IN} from 30% to 70% of V_{CC}	
$V_{CC} @ 3.3\text{V}, 4.5\text{V}, 5.5\text{V}$	
'ACT Devices	125 mV/ns
V_{IN} from 0.8V to 2.0V	
$V_{CC} @ 4.5\text{V}, 5.5\text{V}$	
Minimum Input Edge Rate ($\Delta V/\Delta t$)	125 mV/ns

DC Characteristics for 'AC Family Devices (Continued)

Symbol	Parameter	V _{CC} (V)	74AC		54AC	74AC	Units	Conditions
			T _A = + 25°C		T _A = - 55°C to + 125°C	T _A = - 40°C to + 85°C		
			Typ	Guaranteed Limits				
I _{OLD}	†Minimum Dynamic Output Current	5.5			50	75	mA	V _{OLD} = 1.65V Max
I _{OHD}		5.5			-50	-75	mA	V _{OHD} = 3.85V Min
I _{CC}	Maximum Quiescent Supply Current	5.5		4.0	80.0	40.0	µA	V _{IN} = V _{CC} or GND

*All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC}.

I_{CC} for 54AC @ 25°C is identical to 74AC @ 25°C.

DC Characteristics for 'ACT Family Devices

Symbol	Parameter	V _{CC} (V)	74ACT		54ACT	74ACT	Units	Conditions
			T _A = + 25°C		T _A = - 55°C to + 125°C	T _A = - 40°C to + 85°C		
			Typ	Guaranteed Limits				
V _{IH}	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	2.0 2.0	V	V _{OUT} = 0.1V or V _{CC} - 0.1V
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	0.8 0.8	V	V _{OUT} = 0.1V or V _{CC} - 0.1V
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	4.4 5.4	V	I _{OUT} = - 50 µA
		4.5 5.5		3.86 4.86	3.70 4.70	3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} I _{OH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	0.1 0.1	V	I _{OUT} = 50 µA
		4.5 5.5		0.36 0.36	0.50 0.50	0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} I _{OL} 24 mA 24 mA
I _{IN}	Maximum Input Leakage Current	5.5		±0.1	±1.0	±1.0	µA	V _I = V _{CC} , GND
I _{CCT}	Maximum I _{CC} /Input	5.5	0.6		1.6	1.5	mA	V _I = V _{CC} - 2.1V
I _{OLD}	†Minimum Dynamic Output Current	5.5			50	75	mA	V _{OLD} = 1.65V Max
		5.5			-50	-75	mA	V _{OHD} = 3.85V Min
I _{CC}	Maximum Quiescent Supply Current	5.5		4.0	80.0	40.0	µA	V _{IN} = V _{CC} or GND

*All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{CC} for 54ACT @ 25°C is identical to 74ACT @ 25°C.

AC Electrical Characteristics

Symbol	Parameter	V _{cc} * (V)	74AC			54AC		74AC		Units	
			T _A = +25°C C _L = 50 pF			T _A = -55°C to +125°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF			
			Min	Typ	Max	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	3.3 5.0	90 100	100 125		65 90		70 100		MHz	
t _{PLH}	Propagation Delay CP to Q _n	3.3 5.0	2.0 1.5	9.0 6.0	11.5 8.5	1.0 1.5	14.0 10.5	1.5 1.0	12.5 9.5	ns	
t _{PHL}	Propagation Delay CP to Q _n	3.3 5.0	2.0 1.5	8.5 6.0	11.0 8.0	1.0 1.5	13.0 10.0	1.5 1.0	12.0 9.0	ns	
t _{PHL}	Propagation Delay MR to Q _n	3.3 5.0	2.5 1.5	9.0 7.0	11.5 9.0	1.0 1.5	13.5 11.0	2.0 1.5	12.5 10.5	ns	

*Voltage Range 3.3 is 3.3V ± 0.3V

Voltage Range 5.0 is 5.0V ± 0.5V

AC Operating Requirements

Symbol	Parameter	V _{cc} * (V)	74AC			54AC		74AC		Units	
			T _A = +25°C C _L = 50 pF			T _A = -55°C to +125°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF			
			Min	Typ	Max	Guaranteed Minimum					
t _s	Setup Time, HIGH or LOW D _n to CP	3.3 5.0	2.5 2.0	6.5 5.0		7.5 5.5		7.0 5.5		ns	
t _h	Hold Time, HIGH or LOW D _n to CP	3.3 5.0	1.0 0.5	3.0 3.0		3.0 3.0		3.0 3.0		ns	
t _w	MR Pulse Width, LOW	3.3 5.0	1.0 1.0	5.5 5.0		7.0 5.0		7.0 5.0		ns	
t _w	CP Pulse Width	3.3 5.0	1.0 1.0	5.5 5.0		7.0 5.0		7.0 5.0		ns	
t _{rec}	Recovery Time MR to CP	3.3 5.0	0 0	2.5 2.0		3.0 2.0		2.5 2.0		ns	

*Voltage Range 3.3 is 3.3V ± 0.3V

Voltage Range 5.0 is 5.0V ± 0.5V

AC Electrical Characteristics

Symbol	Parameter	V _{cc} * (V)	74ACT			54ACT		74ACT		Units	
			T _A = +25°C C _L = 50 pF			T _A = -55°C to +125°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF			
			Min	Typ	Max	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	5.0	165	200		95		140		MHz	
t _{PLH}	Propagation Delay CP to Q _n	5.0	1.5	7.0	10.5	1.5	12.5	1.5	11.5	ns	
t _{PHL}	Propagation Delay CP to Q _n	5.0	1.5	7.0	10.5	1.5	13.0	1.5	11.5	ns	
t _{PHL}	Propagation Delay MR to Q _n	5.0	1.5	6.5	9.5	1.5	12.0	1.5	11.0	ns	

*Voltage Range 5.0 is 5.0V ± 0.5V

AC Operating Requirements

Symbol	Parameter	V _{CC} * (V)	74ACT		54ACT	74ACT	Units
			T _A = +25°C C _L = 50 pF		T _A = -55°C to +125°C C _L = 50 pF	T _A = -40°C to +85°C C _L = 50 pF	
			Typ	Guaranteed Minimum			
t _s	Setup Time, HIGH or LOW D _n to CP	5.0	0.5	1.5	3.0	1.5	ns
t _h	Hold Time, HIGH or LOW D _n to CP	5.0	1.0	2.0	2.0	2.0	ns
t _w	MR Pulse Width, LOW	5.0	1.5	3.0	5.0	3.5	ns
t _w	CP Pulse Width, HIGH OR LOW	5.0	1.5	3.0	5.0	3.5	ns
t _{rec}	Recovery Time MR to CP	5.0	-1.0	0.5	1.0	0.5	ns


*Voltage Range 5.0 is 5.0V ± 0.5V

Capacitance

Symbol	Parameter	Typ	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = OPEN
C _{PD}	Power Dissipation Capacitance	85.0	pF	V _{CC} = 5.0V


Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:






Physical Dimensions inches (millimeters)





**20-Terminal Ceramic Leadless Chip Carrier (L)
NS Package Number E20A**

E20A (REV D)




**16-Lead Ceramic Dual-In-Line Package (D)
NS Package Number J16A**


Physical Dimensions inches (millimeters) (Continued)



16-Lead Small Outline Integrated Circuit (S)
NS Package Number M16A



Physical Dimensions inches (millimeters) (Continued)



**16-Lead Ceramic Flatpak (F)
NS Package Number W16A**

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tel: (1800) 272-9959 TWX: (910) 339-9240	National Semiconductor GmbH Livy-Gargan-Str. 10 D-8225 Fürstenfeldbruck Germany Tel: (81-41) 35-0 Telex: 527649 Fax: (81-41) 35-1	National Semiconductor Japan Ltd. Sumitomo Chemical Engineering Center Bldg. 7F 1-7-1, Nakase, Mihamachi, Chiba-City, Ciba Prefecture 261 Tel: (043) 299-2300 Fax: (043) 299-2500	National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960	National Semiconductores Do Brasil Ltda. Rue Deputado Lacorda Franco 120-3A Sao Paulo-SP Brazil 05418-000 Tel: (55-11) 212-5066 Telex: 391-1131931 NSBR BR Fax: (55-11) 212-1181	National Semiconductor (Australia) Pty. Ltd. Building 16 Business Park Drive Monash Business Park Nottinghill, Melbourne Victoria 3168 Australia Tel: (3) 558-9999 Fax: (3) 558-9998
--	--	---	--	--	--

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.