

FEATURES/BENEFITS

- JEDEC compatible LVTTL level
- 10 low skew clock outputs
- Monitor output
- Clock inputs are 5V tolerant
- Pinout and function compatible with QS5806
- QS532806 has 25Ω on-chip resistors for low noise
- Input hysteresis for better noise margin
- Guaranteed low skew
 - 0.3ns same bank
 - 0.6ns opposite transition
 - 1.0ns different devices
- Industrial temperature range
- Available in QSOP (Q) and SOIC (SO)

DESCRIPTION

The QS53806 and QS532806 clock driver/buffer circuits can be used for clock buffering schemes where low skew is a key parameter. The QS53806 offers two banks of five inverting outputs. Designed in QSI's proprietary QCMOS process, these devices provide low propagation delay buffering with on-chip skew of 0.3ns for same-transition, same-bank signals.

The QS532806 has on-chip series termination resistors for lower noise clock signals. The series resistor versions are recommended for driving unterminated lines with capacitive loading and other noise sensitive clock distribution circuits. These clock buffer products are designed for use in high-performance workstations, embedded and personal computing systems. Several devices can be used in parallel or scattered throughout a system for guaranteed low skew, system-wide clock distribution networks.

See Application Note AN-21A for more information on low-skew clock buffers.

Figure 1. Functional Block Diagram




Figure 2. Pin Configurations (All Pins Top View)




Table 1. Pin Description

Name	I/O	Function
OEA, OEB	I	Output Enable Inputs
INA, INB	I	Clock Inputs
OAn, OBn	O	Clock Outputs
MON	O	Monitor Outputs (non-disable)

Table 2. Absolute Maximum Ratings

Supply Voltage to Ground	-0.5V to +7.0V
DC Output Voltage V_{OUT}	-0.5V to +7.0V
DC Input Voltage V_{IN}	-0.5V to +7.0V
AC Input Voltage (for a pulse width $\leq 20\text{ns}$)	-3.0V
DC Input Diode Current with $V_{IN} < 0$	-20mA
DC Output Current Max. Sink Current/Pin	120mA
Maximum Power Dissipation At $T_A = 85^\circ\text{C}$, QSOP	0.82 watts
	SOIC
	0.75 watts
T_{STG} Storage Temperature	-65° to +150°C

Note: Stresses greater than those listed under absolute maximum ratings may cause permanent damage to QSI devices that result in functional or reliability type failures.

Table 3. Capacitance

$T_A = 25^\circ\text{C}$, $f = 1\text{MHz}$, $V_{IN} = 0\text{V}$

Pins	QSOP		SOIC		Unit
	Typ	Max	Typ	Max	
All Pins	4	6	5	7	pF

Note: Capacitance is characterized but not tested.

Table 4. DC Electrical Characteristics Over Operating RangeIndustrial: $T_A = -40^\circ\text{C}$ to 85°C , $V_{CC} = 3.3 \pm 0.3\text{V}$

Symbol	Parameter	Test Conditions	Min	Typ ⁽¹⁾	Max	Unit
V_{IH}	Input HIGH Voltage	Guaranteed Logic HIGH for Inputs	2.0	—	5.5	V
V_{IL}	Input LOW Voltage	Guaranteed Logic LOW for Inputs	-0.5	—	0.8	
V_{IC}	Clamp Diode Voltage ⁽³⁾	$V_{CC} = \text{Min.}$, $I_{IN} = -18\text{mA}$	—	-0.7	-1.2	
V_{OH}	Output HIGH Voltage	$V_{CC} = \text{Min.}$, $I_{OH} = -100\mu\text{A}$	$V_{CC} - 0.2$	—	—	
		$V_{CC} = \text{Min.}$, $I_{OH} = -8\text{mA}$	2.4	—	—	
V_{OL}	Output LOW Voltage QS53806	$V_{CC} = \text{Min.}$, $I_{OL} = 100\mu\text{A}$	—	—	0.2	
		$V_{CC} = \text{Min.}$, $I_{OL} = 16\text{mA}$	—	—	0.4	
		$V_{CC} = \text{Min.}$, $I_{OL} = 24\text{mA}$	—	—	0.5	
V_{OL}	Output LOW Voltage QS532806	$V_{CC} = \text{Min.}$, $I_{OL} = 100\mu\text{A}$	—	—	0.2	
		$V_{CC} = \text{Min.}$, $I_{OL} = 6\text{mA}$	—	—	0.4	
		$V_{CC} = \text{Min.}$, $I_{OL} = 8\text{mA}$	—	—	0.5	
$ I_{IN} $	Input Leakage Current	$V_{CC} = \text{Max.}$, $V_{IN} = 5.5\text{V}$, $V_{IN} = 0\text{V}$	—	—	1	μA
$ I_{OZ} $	Output Leakage Current	$V_{CC} = \text{Max.}$, $V_{OUT} = 5.5\text{V}$, $V_{OUT} = 0\text{V}$	—	—	1	
I_{ODH}	Output HIGH Current ⁽²⁾	$V_{CC} = 3.3\text{V}$, $V_{IN} = V_{IH}$ or V_{IL} , $V_O = 1.5\text{V}$	-30	-100	-200	mA
I_{ODL}	Output LOW Current ⁽²⁾	$V_{CC} = 3.3\text{V}$, $V_{IN} = V_{IH}$ or V_{IL} , $V_O = 1.5\text{V}$	30	100	200	
I_{OS}	Short Circuit Current ^(2,3)	$V_{CC} = \text{Max.}$, $V_{OUT} = \text{GND}$	-60	—	—	mA
R_{OUT}	Output Resistance ⁽⁴⁾ QS532806	$V_{CC} = \text{Min}$	—	28	—	Ω

Notes:

1. Typical values indicate $V_{CC} = 3.3\text{V}$ and $T_A = 25^\circ\text{C}$.
2. Not more than one output should be used to test this high power condition, and the duration is ≤ 1 second.
3. Guaranteed by design but not tested.
4. Output resistance represents the total output impedance of the logic device and includes added series termination resistance.

Table 5. Power Supply Characteristics

Symbol	Parameter	Test Conditions ⁽¹⁾	Typ ⁽³⁾	Max	Unit
I _{CC}	Quiescent Power Supply Current	V _{CC} = Max., V _{IN} = GND or V _{CC}	0.01	100	µA
ΔI _{CC}	Supply Current per Input HIGH	V _{CC} = Max., V _{IN} = 3.0V	0.1	30	µA
I _{CCD}	Dynamic Power Supply Current Per Output ⁽²⁾	V _{CC} = Max., OEA = OEB = GND Outputs toggling @ 50% duty cycle	40	85	µA/MHz
I _C	Total Power Supply ^(2,4) Current Examples	V _{CC} = Max., OEA = OEB = GND 50% duty cycle, f _I = 10MHz 5 outputs	V _{IN} = V _{CC} or V _{IN} = GND	2	mA
			V _{IN} = 3.0V or V _{IN} = GND		
		V _{CC} = Max., OEA = OEB = GND 50% duty cycle, f _I = 2.5MHz All outputs toggling	V _{IN} = V _{CC} or V _{IN} = GND	1	
			V _{IN} = 3.0V or V _{IN} = GND		

Notes:

1. For conditions shown as Min. or Max., use the appropriate values specified under DC specifications.

2. Guaranteed but not tested. C_L = 0pF.3. Typical values are for reference only. Conditions are V_{CC} = 3.3V and T_A = 25°C.4. I_C = I_{CC} + (ΔI_{CC})(D_H)(N_T) + I_{CCD} (f_O)(N_O)

where:

D_H = Input duty cycleN_T = Number of TTL HIGH inputs at D_H (one or two)f_O = Output FrequencyN_O = Number of outputs at f_O (five or ten)

Table 6. Skew Characteristics Over Operating RangeIndustrial: $T_A = -40^\circ\text{C}$ to 85°C , $V_{CC} = 3.3 \pm 0.3\text{V}$ For QS53806, $C_{LOAD} = 50\text{pF}$, $R_{LOAD} = 500\Omega$ For QS532806, $C_{LOAD} = 50\text{pF}$ (no resistor)

Symbol	Description ^(1,2)	—		A		B		C		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
$t_{SK(O1)}$	Skew between all outputs same transition, same bank	—	0.5	—	0.35	—	0.3	—	0.3	ns
$t_{SK(O2)}$	Skew between two outputs same transition, different banks	—	0.7	—	0.5	—	0.5	—	0.5	ns
$t_{SK(P)}$	Pulse Skew: Skew between opposite transitions of the same output ($t_{PHL}-t_{PLH}$)	—	1.0	—	0.7	—	0.5	—	0.5	ns
$t_{SK(T)}$	Part to part skew ⁽³⁾	—	1.5	—	1.0	—	1.0	—	0.8	ns

Notes:

1. Skew parameters are guaranteed but not production tested. Skew parameters apply to propagation delays only.
2. See Test Circuit and Waveforms.
3. $t_{SK(T)}$ only applies to devices of the same transition, part type, temperature, power supply voltage, loading, package and speed grade.

Table 7. Switching Characteristics Over Operating RangeIndustrial: $T_A = -40^\circ\text{C}$ to 85°C , $V_{CC} = 3.3 \pm 0.3\text{V}$ For QS53806, $C_{LOAD} = 50\text{pF}$, $R_{LOAD} = 500\Omega$ For QS532806, $C_{LOAD} = 50\text{pF}$ (no resistor)







Symbol	Description ^(1,2)	—		A		B		C		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
t_{PLH}	Propagation Delay ⁽²⁾	1.5	6.5	1.5	5.8	1.5	5.0	1.5	4.5	ns
t_{PHL}										
t_R	Output Rise Time, 0.8V to 2.0V ⁽³⁾	—	2.0	—	2.0	—	2.0	—	2.0	ns
t_F	Output Fall Time, 2.0V to 0.8V ⁽³⁾	—	2.0	—	2.0	—	2.0	—	2.0	ns
t_{PZL}	Output Enable Time	1.5	8.0	1.5	8.0	1.5	6.5	1.5	6.2	ns
t_{PZH}										
t_{PLZ}	Output Disable Time ⁽³⁾	1.5	7.0	1.5	7.0	1.5	6.0	1.5	5.0	ns
t_{PZH}										

Notes:

1. See Test Circuit and Waveforms. Minimums guaranteed but not tested.
2. The propagation delay range indicated by Min. and Max. specifications results from process and environmental variables. These propagation delay limits do not imply skew.
3. This parameter is guaranteed by design but not tested.

Figure 3. Test Circuits and Waveforms

Parameter Tested	Switch Position
t_{PLZ}, t_{PZL}	Closed
All Others	Open



Enable and Disable Times

