

# 54FCT/74FCT845A • 54FCT/74FCT845B

## 8-Bit Transparent Latch with TRI-STATE® Outputs

### General Description

The FCT845A/B bus interface latch is designed to eliminate the extra packages required to buffer existing latches and provide easy expansion through multiple OE controls.

FACT™ FCTA/B utilizes NSC quiet series technology to provide improved quiet output switching and dynamic threshold performance.


FACT FCTA features GTOT™ output control and undershoot corrector in addition to a split ground bus for superior performance.

FACT FCTB features an undershoot corrector in addition to a split ground bus for superior performance.


### Features

- NSC 54FCT/74FCT845A/B is pin and functionally equivalent to IDT 54FCT/74FCT845A/B
- High speed parallel latches
- Buffered common latch enable, clear and preset input
- Input clamp diodes to limit bus reflections
- TTL/CMOS input and output level compatible
- $I_{OL} = 48 \text{ mA (Com)}, 32 \text{ mA (Mil)}$
- CMOS power levels
- 4 kV minimum ESD immunity
- Military product compliant to MIL-STD 883

### Logic Symbols




| Pin Names                        | Description    |
|----------------------------------|----------------|
| D <sub>0</sub> -D <sub>7</sub>   | Data Inputs    |
| O <sub>0</sub> -O <sub>7</sub>   | Data Outputs   |
| OE <sub>1</sub> -OE <sub>3</sub> | Output Enables |
| LE                               | Latch Enable   |
| CLR                              | Clear          |
| PRE                              | Preset         |



### Connection Diagrams

Pin Assignment for DIP, Flatpak and SOIC



Pin Assignment for LCC

