

## Bias Resistor Transistor

### NPN Silicon Surface Mount Transistor with Monolithic Bias Resistor Network

**LDTC143TET1G**

- Applications



Inverter, Interface, Driver

- Features

- 1) Built-in bias resistors enable the configuration of an inverter circuit without connecting external input resistors (see equivalent circuit).
  - 2) The bias resistors consist of thin-film resistors with complete isolation to allow positive biasing of the input. They also have the advantage of almost completely eliminating parasitic effects.
  - 3) Only the on/off conditions need to be set for operation, making the device design easy.
- We declare that the material of product compliance with RoHS requirements.

- Absolute maximum ratings ( $T_a=25^\circ\text{C}$ )

Parameter	Symbol	Limits		Unit
Supply voltage	$V_{cc}$	50		V
Input voltage	$V_{in}$	50		V
Output current	$I_o$	5		mA
	$I_c(\text{Max.})$	100		
Power dissipation	$P_D$	200		mW
Junction temperature	$T_j$	150		°C
Storage temperature	$T_{stg}$	-55 to +150		°C



#### DEVICE MARKING AND RESISTOR VALUES

Device	Marking	R1 (K)	R2 (K)	Shipping
LDTC143TET1G	H2	4.7	-	3000/Tape & Reel
LDTC143TET3G	H2	4.7	-	10000/Tape & Reel

- Electrical characteristics ( $T_a=25^\circ\text{C}$ )

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Collector-base breakdown voltage	$BV_{CBO}$	50	—	—	V	$I_c=50\mu\text{A}$
Collector-emitter breakdown voltage	$BV_{CEO}$	50	—	—	V	$I_c=1\text{mA}$
Emitter-base breakdown voltage	$BV_{EBO}$	5	—	—	V	$I_e=50\mu\text{A}$
Collector cutoff current	$I_{CBO}$	—	—	0.5	$\mu\text{A}$	$V_{CB}=50\text{V}$
Emitter cutoff current	$I_{EBO}$	—	—	0.5	$\mu\text{A}$	$V_{EB}=4\text{V}$
Collector-emitter saturation voltage	$V_{CE(\text{sat})}$	—	—	0.3	V	$I_c/I_b=5\text{mA}/0.25\text{mA}$
DC current transfer ratio	$h_{FE}$	100	250	600	—	$I_c=1\text{mA}, V_{CE}=5\text{V}$
Input resistance	$R_1$	3.29	4.7	6.11	$\text{k}\Omega$	—
Transition frequency	$f_T$	*	—	250	MHz	$V_{CE}=10\text{V}, I_e=-5\text{mA}, f=100\text{MHz}$

\* Characteristics of built-in transistor

**LDTC143TET1G**

### ●Electrical characteristic curves




Fig.1 DC current gain vs.  
collector current






Fig.2 Collector-emitter saturation  
voltage vs. collector current

**LDTC143TET1G**
**SC-89**

**NOTES:**

- 1.DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2.CONTROLLING DIMENSION: MILLIMETERS
- 3.MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
- 4.463C-01 OBSOLETE, NEW STANDARD 463C-02.



DIM	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	1.50	1.60	1.70	0.059	0.063	0.067
B	0.75	0.85	0.95	0.030	0.034	0.040
C	0.60	0.70	0.80	0.024	0.028	0.031
D	0.23	0.28	0.33	0.009	0.011	0.013
G	0.50 BSC			0.020 BSC		
H	0.53 REF			0.021 REF		
J	0.10	0.15	0.20	0.004	0.006	0.008
K	0.30	0.40	0.50	0.012	0.016	0.020
L	1.10 REF			0.043 REF		
M	---	---	10°	---	---	10°
N	---	---	10°	---	---	10°
S	1.50	1.60	1.70	0.059	0.063	0.067

