

# **FDG6332C**

# 20V N & P-Channel PowerTrench® MOSFETs

### **General Description**

The N & P-Channel MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance.

These devices have been designed to offer exceptional power dissipation in a very small footprint for applications where the bigger more expensive TSSOP-8 and SSOP-6 packages are impractical.

### **Applications**


- DC/DC converter
- Load switch
- LCD display inverter


#### **Features**

• Q1 0.7 A, 20V.  $R_{DS(ON)} = 300 \text{ m}\Omega @ V_{GS} = 4.5 \text{ V}$   $R_{DS(ON)} = 400 \text{ m}\Omega @ V_{GS} = 2.5 \text{ V}$ 

• **Q2** -0.6 A, -20V.  $R_{DS(ON)} = 420$  m $\Omega$  @  $V_{GS} = -4.5$  V  $R_{DS(ON)} = 630$  m $\Omega$  @  $V_{GS} = -2.5$  V

- Low gate charge
- High performance trench technology for extremely low R<sub>DS(ON)</sub>
- SC70-60 package: small footprint (51% smaller than SSOT-6); low profile (1mm thick)





### Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter	Q1	Q2	Units	
$V_{DSS}$	Drain-Source Voltage	20	-20	V	
$V_{GSS}$	Gate-Source Voltage	±12	±12	V	
I <sub>D</sub>	Drain Current - Continuous	(Note 1)	0.7	-0.6	Α
	- Pulsed	2.1	-2		
P <sub>D</sub>	Power Dissipation for Single Operation	0	W		
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperatu	–55 to	°C		

### **Thermal Characteristics**

R <sub>0JA</sub> Thermal Resistance, Junction-to-Ambient (Note 1)	415	°C/W
---	-----	------

### **Package Marking and Ordering Information**

Device Marking	Device	Reel Size	Tape width	Quantity
.32	FDC6332C	7"	8mm	3000 units

Symbol	Parameter		Test Conditions	Min	Тур	Max	Units	
Off Char	acteristics						I.	I.
BV <sub>DSS</sub>	Drain-Source Breakdown Volta	ge	$V_{GS} = 0 \text{ V}, \qquad I_D = 250 \mu\text{A} \ V_{GS} = 0 \text{ V}, \qquad I_D = -250 \mu\text{A}$	Q1 Q2	20 -20			V
<u>ΔBV<sub>DSS</sub></u> ΔΤ <sub>J</sub>	Breakdown Voltage Temperatur Coefficient	re	$I_D = 250 \mu\text{A}, \text{Ref. to } 25^{\circ}\text{C}$ $I_D = -250 \mu\text{A}, \text{Ref. to } 25^{\circ}\text{C}$	Q1 Q2		14 –14		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Currer	nt	$V_{DS} = 16 \text{ V},  V_{GS} = 0 \text{ V} $ $V_{DS} = -16 \text{ V},  V_{GS} = 0 \text{ V}$	Q1 Q2			1 –1	μΑ
I <sub>GSSF</sub> /I <sub>GSSR</sub>	Gate-Body Leakage, Forward		$V_{GS} = \pm 12 \text{ V},  V_{DS} = 0 \text{ V}$				±100	nA
I <sub>GSSF</sub> /I <sub>GSSR</sub>	Gate-Body Leakage, Reverse		$V_{GS} = \pm 12V$ , $V_{DS} = 0 V$				±100	nA
On Char	acteristics (Note 2)							
$V_{GS(th)}$	Gate Threshold Voltage	Q1	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$		0.6	1.1	1.5	V
	_	Q2	$V_{DS} = V_{GS}, I_{D} = -250 \mu\text{A}$		-0.6	-1.2	-1.5	
$\Delta V_{GS(th)} \over \Delta T_J$	Gate Threshold Voltage Temperature Coefficient	Q1 Q2	I <sub>D</sub> = 250 μA,Ref. To 25°C I <sub>D</sub> = -250 μA,Ref. to 25°C			-2.8 3		mV/°C
•	Static Drain–Source	Q1	$V_{GS} = 4.5 \text{ V}, I_D = 0.7 \text{ A}$			180	300	mΩ
R <sub>DS(on)</sub>	On–Resistance	QΊ	$V_{GS} = 4.5 \text{ V}, I_D = 0.6 \text{ A}$			293	400	11122
	On resistance		$V_{GS} = 4.5 \text{ V},  I_D = 0.7 \text{A}, T_J = 12$	25°C		247	442	
		Q2	$V_{GS} = -4.5 \text{ V}, I_D = -0.6 \text{ A}$			300	420	
			$V_{GS} = -2.5 \text{ V}, I_D = -0.5 \text{ A}$			470	630	
			$V_{GS}$ =-4.5 V, $I_D$ =-0.6 A, $T_J$ =1	25°C		400	700	
g <sub>FS</sub> Forward Transconductance		Q1	$V_{DS} = 5 \text{ V}$ $I_{D} = 0.7 \text{ A}$			2.8		S
		Q2	$V_{DS} = -5 \text{ V}$ $I_D = -0.6 \text{A}$		1.8			
I <sub>D(on)</sub> On–State Drain Current								Α
		Q2	$V_{GS} = -4.5 \text{ V}, \ V_{DS} = -5 \text{ V}$		-2			
Dynamic	Characteristics							
C <sub>iss</sub> Input Capacitance		Q1	V <sub>DS</sub> =10 V, V <sub>GS</sub> = 0 V, f=1.0M	Hz		113		pF
100		Q2	V <sub>DS</sub> =-10 V, V <sub>GS</sub> = 0 V, f=1.0		114		'	
Coss	Output Capacitance	Q1	V <sub>DS</sub> =10 V, V <sub>GS</sub> = 0 V, f=1.0M	Hz		34		pF
- 033		Q2	V <sub>DS</sub> =-10 V, V <sub>GS</sub> = 0 V, f=1.0		24		-	
C <sub>rss</sub>	Reverse Transfer Capacitance	Q1	$V_{DS}=10 \text{ V}, V_{GS}=0 \text{ V}, f=1.0 \text{M}$			16		pF
Oiss	Neverse Transfer Supusitance	Q2	V <sub>DS</sub> =-10 V, V <sub>GS</sub> = 0 V, f=1.0ľ		9		P.	
O	a. Obamastanistias	QZ	100 101,100 01,110			J		
	g Characteristics (Note 2)	٠.			l	-	40	I
t <sub>d(on)</sub>	Turn-On Delay Time	Q1	For <b>Q1</b> :			5	10	ns
	Turn On Diese Tiese	Q2	$V_{DS} = 10 \text{ V},  I_{D} = 1 \text{ A}$ $V_{GS} = 4.5 \text{ V},  R_{GEN} = 6 \Omega$			5.5 7	11	
t <sub>r</sub>	Turn-On Rise Time	Q1				1	15	ns
+	Turn-Off Delay Time	Q2 Q1	For <b>Q2</b> : V <sub>DS</sub> =–10 V, I <sub>D</sub> = –1 A			14 9	25 18	
$\mathbf{t}_{d(off)}$	Turri-On Delay Time	Q1 Q2	$V_{GS} = -4.5 \text{ V},  R_{GEN} = 6 \Omega$			6	12	ns
	Turn–Off Fall Time	Q1	-			1.5	3	ne
t <sub>f</sub>	Tuni-On Fan Tille	Q2	-		1.7	3.4	ns	
Ο.	Total Gate Charge	Q1	For <b>O</b> 4:			1.1	1.5	nC
Q <sub>g</sub> Total Gate Charge		Q2	For <b>Q1</b> : V <sub>DS</sub> =10 V, I <sub>D</sub> = 0.7 A		1.4	2	110	
Q <sub>qs</sub> Gate–Source Charge		Q1	$V_{GS} = 4.5 \text{ V},  R_{GEN} = 6 \Omega$			0.24		nC
<b>∽</b> gs	Jako Journe Orlange	Q2	For <b>Q2</b> :		0.24		110	
Q <sub>qd</sub>	Gate-Drain Charge	Q1	$V_{DS} = -10 \text{ V},  I_{D} = -0.6 \text{ A}$			0.3		nC
Gale-Dialli Charge		Q2	$V_{GS}$ = -4.5 V, $R_{GEN}$ = 6 $\Omega$		0.4			

Electrical Characteristics T <sub>A</sub> = 25°C unless otherwise noted											
Symbol	Parameter		Test Condition	Min	Тур	Max	Units				
Drain-Source Diode Characteristics and Maximum Ratings											
Is	Maximum Continuous Drain-So	ource [	Diode Forward Current	Q1			0.25	Α			
				Q2			-0.25				
V <sub>SD</sub>	Drain-Source Diode Forward	Q1	$V_{GS} = 0 \text{ V}, I_{S} = 0.25 \text{ A}$	(Note 2)		0.74	1.2	V			
Voltage	Voltage	Q2	$V_{GS} = 0 \text{ V}, I_{S} = -0.25 \text{ A}$	(Note 2)		-0.77	-1.2				

#### Notes:

2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%

<sup>1.</sup> R<sub>0JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>0JC</sub> is guaranteed by design while R<sub>0JA</sub> is determined by the user's board design. R<sub>0JA</sub> = 415°C/W when mounted on a minimum pad of FR-4 PCB in a still air environment.

# **Typical Characteristics: N-Channel**




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

# **Typical Characteristics: N-Channel**







Figure 7. Gate Charge Characteristics.

Figure 8. Capacitance Characteristics.






Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.

# **Typical Characteristics: P-Channel**




Figure 11. On-Region Characteristics.




Figure 13. On-Resistance Variation with Temperature.




Figure 15. Transfer Characteristics.




Figure 12. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 14. On-Resistance Variation with Gate-to-Source Voltage.





Figure 16. Body Diode Forward Voltage Variation with Source Current and Temperature.

# **Typical Characteristics: P-Channel**






Figure 17. Gate Charge Characteristics.




Figure 18. Capacitance Characteristics.




Figure 19. Maximum Safe Operating Area.







Figure 21. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1. Transient thermal response will change depending on the circuit board design.

#### SC70-6 Tape and Reel Data FAIRCHILD SEMICONDUCTOR® SC70-6 Packaging Configuration: Figure 1.0 Packaging Description: Customized Label Packaging Description: SC70-6 parts are shipped in tape. The carrier tape is made from a dissipative (carbon filled) polycarbonate resin. The cover tape is a multilayer film (Heat Activated Adhesive in nature) primarily composed of polyester film, adhesive layer, sealant, and anti-static sprayed agent. These reeled parts in standard option are shipped with 3,000 units per 7° or 177cm diameter reel. The reels are dark blue in color and is made of polystyrene plastic (anti-static coated). Other option comes in 10,000 units per 13° or 330cm diameter reel. This and some other options are described in the Packaging Information table. These full reels are individually barcode labeled and Antistatic Cover Tape These full reels are individually barcode labeled and placed inside a pizza box (illustrated in figure 1.0) made of recyclable corrugated brown paper with a Fairchild logo printing. One pizza box contains five reels maximum. And these pizza boxes are placed inside a barcode labeled shipping box which comes in different sizes depending on the number of parts shipped. F63TNR Static Dissipative Label **Embossed Carrier Tape** • 21 Packaging Option (no flow code) **SC70-6 Unit Orientation** TNR Packaging type Qty per Reel/Tube/Bag 3,000 10,000 Reel Size 7" Dia 13" Barcode Label Box Dimension (mm) 193x183x80 355x333x40 Max qty per Box 15,000 30,000 Weight per unit (gm) 0.0055 0.0055 Weight per Red (kg) 0.1140 0.3960 Barcode Label 355mm x 333mm x 40mm Intermediate container for 13" reel option Barcode Label Barcode Label sample 193mm x 183mm x 80mm LOT: CBVK741B019 QTY: 3000 Pizza Box for Standard Option D/C1: D9842AB QTY1: SPEC REV: D/C2: QTY2: CPN: FAIRCHILD SEMICONDUCTOR CORPORATION (F63TNR) SC70-6 Tape Leader and Trailer Configuration: Figure 2.0 0 0 0 0 $\circ$ 0 0 0 0 $\bigcirc$ Components Cover Tape Leader Tape Trailer Tape 300mm minimum or 500mm minimum or 75 empty pockets 125 empty pockets



### SC70-6 Embossed Carrier Tape




User Direction of Feed	
	$\overline{}$

Dimensions are in millimeter														
Pkg type	Α0	В0	w	D0	D1	E1	E2	F	P1	P0	K0	Т	Wc	Тс
SC70-6 (8mm)	2.24 +/-0.10	2.34 +/-0.10	8.0 +/-0.3	1.55 +/-0.05	1.125 +/-0.125	1.75 +/-0.10	6.25 min	3.50 +/-0.05	4.0 +/-0.1	4.0 +/-0.1	1.20 +/-0.10	0.255 +/-0.150	5.2 +/-0.3	0.06 +/-0.02

Notes: A0, B0, and K0 dimensions are determined with respect to the EIA/Jedec RS-481 rotational and lateral movement requirements (see sketches A, B, and C).



Sketch A (Side or Front Sectional View)
Component Rotation




Sketch B (Top View)
Component Rotation



Sketch C (Top View)
Component lateral movement

### SC70-6 Reel Configuration: Figure 4.0




Dimensions are in inches and millimeters									
Tape Size	Reel Option	Dim A	Dim B	Dim C	Dim D	Dim N	Dim W1	Dim W2	Dim W3 (LSL-USL)
8mm	7" Dia	7.00 177.8	0.059 1.5	0.512 +0.020/-0.008 13 +0.5/-0.2	0.795 20.2	2.165 55	0.331 +0.059/-0.000 8.4 +1.5/0	0.567 14.4	0.311 - 0.429 7.9 - 10.9
8mm	13" Dia	13.00 330	0.059 1.5	0.512 +0.020/-0.008 13 +0.5/-0.2	0.795 20.2	4.00 100	0.331 +0.059/-0.000 8.4 +1.5/0	0.567 14.4	0.311 - 0.429 7.9 - 10.9

# **SC70-6 Package Dimensions**




# SC70-6 (FS PKG Code 76)








Scale 1:1 on letter size paper Dimensions shown below are in: inches [millimeters]


Part Weight per unit (gram): 0.0055











NOTES: UNLESS OTHERWISE SPECIFIED

- THIS PACKAGE CONFORMS TO EIAJ SC-8B, 1996. ALL DIMENSIONS ARE IN MILLIMETERS. DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH.

#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

SMART START™  $VCX^{TM}$ FAST ® OPTOLOGIC™ STAR\*POWER™ FASTr™ Bottomless™ OPTOPLANAR™ Stealth™ CoolFET™ FRFET™ PACMAN™ SuperSOT™-3 CROSSVOLT™ GlobalOptoisolator™ POP™ SuperSOT™-6 DenseTrench™ GTO™ Power247™  $HiSeC^{TM}$ SuperSOT™-8  $Power Trench^{\, @}$ DOME™ SyncFET™ EcoSPARK™ ISOPLANAR™ QFET™ TinyLogic™ E<sup>2</sup>CMOS<sup>TM</sup> LittleFET™  $OS^{TM}$ EnSigna™ MicroFET™ TruTranslation™ QT Optoelectronics™

STAR\*POWER is used under license

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. H4