5 VOLT CMOS FLASH MEMORY

# Features

- 256Kx8-bit Organization
- Address Access Time: 70, 90, 120, 150 ns
- Single 5V ± 10% Power Supply
- Sector Erase Mode Operation
- 16KB Boot Block (lockable)
- 512 bytes per Sector, 512 Sectors
  - Sector-Erase Cycle Time: 10ms (Typ)
  - Byte-Program Cycle Time: 20µs (Typ)
- Minimum 10,000 Erase-Program Cycles
- Low power dissipation
  - Active Read Current: 20mA (Typ)
  - Active Program Current: 30mA (Typ)
  - Standby Current: 100μA (Typ)
- Hardware Data Protection
- Low V<sub>CC</sub> Program Inhibit Below 3.2V
- Self-timed program/erase operations with end-of-cycle detection
  - DATA Polling
  - Toggle Bit
- CMOS and TTL Interface
- Available in two versions
  - V29C51002T (Top Boot Block)
  - V29C51002B (Bottom Boot Block)
- Packages:
  - 32-pin Plastic DIP
  - 32-pin TSOP-I
  - 32-pin PLCC
  - 40-pin TSOP-II
  - 44-pin PSOP

### Description

The V29C51002T/V29C51002B is a high speed 262,144 x 8 bit CMOS flash memory. Programming or erasing the device is done with a single 5 Volt power supply. The device has separate chip enable  $\overline{\text{CE}}$ , program enable  $\overline{\text{WE}}$ , and output enable  $\overline{\text{OE}}$  controls to eliminate bus contention.

The V29C51002T/V29C51002B offers a combination of features: Boot Block with Sector Erase Mode. The end of program/erase cycle is detected by  $\overline{\text{DATA}}$  Polling of I/O<sub>7</sub> or by the Toggle Bit I/O<sub>6</sub>.

The V29C51002T/V29C51002B features a sector erase operation which allows each sector to be erased and reprogrammed without affecting data stored in other sectors. The device also supports full chip erase.

Boot block architecture enables the device to boot from either the top (V29C51002T) or bottom (V29C51002B) sector. All inputs and outputs are CMOS and TTL compatible.


The V29C51002T/V29C51002B is ideal for applications that require updatable code and data storage.

# Device Usage Chart


Operating		Pac	kage Ou	tline			Access 1	lime (ns)	Power	Tompositives	
Temperature Range	P	T	J	E	S	70	90	120	150	Std.	Temperature Mark
0°C to +70°C	•	•	•	•	•	•	•	•	•	•	Blank
-40°C to +85°C	•	•	•	•	•	•	•	•	•	•	
-40°C to +125°C	•	•	•	•	•	•	•	•	•	•	E



## V29C51002T/V29C51002B





# Pin Configurations




### Pin Names


A <sub>0</sub> -A <sub>17</sub>	Address Inputs
1/00-1/07	Data Input, Output
CE	Chip Enable
ŌĒ	Output Enable
WE	Program Enable
V <sub>CC</sub>	5V ± 10% Power Supply
GND	Ground
NC	No Connect







## V29C51002T/V29C51002B



# Capacitance (1,2)

Symbol	Parameter	Test Setup	Тур.	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0	6	8	pF
Соит	Output Capacitance	V <sub>OUT</sub> = 0	8	12	pF
C <sub>IN2</sub>	Control Pin Capacitance	V <sub>IN</sub> = 0	8	10	pF

### Notes:

1. Capacitance is sampled and not 100% tested.


# Latch Up Characteristics (1)

Parameter	Min.	Max.	Unit
Input Voltage with Respect to GND on A9, OE	-1	+13	<b>&gt;</b>
Input Voltage with Respect to GND on I/O, address or control pins	-1	V <sub>CC</sub> + 1	>
V <sub>CC</sub> Current	-100	+100	mA

#### Note:

1. Includes all pins except  $V_{CC}$ . Test conditions:  $V_{CC}$  = 5V, one pin at a time.

### **AC Test Loads**



<sup>2.</sup>  $T_A = 25$ °C,  $V_{CC} = 5 \text{ V} \pm 10$ %, f = 1 MHz

## V29C51002T/V29C51002B

# Absolute Maximum Ratings (1)

Symbol	Parameter	Commercial	Extended	Unit	
V <sub>IN</sub>	Input Voltage (input or I/O pins)	-2 to +7	-2 to +7	٧	
V <sub>IN</sub>	Input Voltage (A <sub>9</sub> pin, $\overline{OE}$ )	-2 to +13	-2 to +14	٧	
V <sub>CC</sub>	Power Supply Voltage	-0.5 to +5.5	-0.5 to +5.5	V	
T <sub>STG</sub>	Storage Temperature (Plastic)	-65 to +125	-65 to +150	С	
T <sub>OPR</sub>	Operating Temperature	0°C to 70°C	-40°C to +125°C	С	
lout	Short Circuit Output Current <sup>(2)</sup>	200 (Max.)	(200 Max.)	mA	

#### Note:

### DC Electrical Characteristics

(over the commercial operating range)

Parameter Name	Parameter	Test Conditions	Min.	Max.	Unit
V <sub>IL</sub>	Input LOW Voltage	V <sub>CC</sub> = V <sub>CC</sub> Min.	_	8.0	٧
V <sub>IH</sub>	Input HIGH Voltage	V <sub>CC</sub> = V <sub>CC</sub> Max.	2		٧
I <sub>IL</sub>	Input Leakage Current	$V_{IN} = GND$ to $V_{CC}$ , $V_{CC} = V_{CC}$ Max.	_	±1	μ <b>A</b>
l <sub>OL</sub>	Output Leakage Current	$V_{OUT} = GND$ to $V_{CC}$ , $V_{CC} = V_{CC}$ Max.		±1	μА
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = V <sub>CC</sub> Min., I <sub>OL</sub> = 2.1mA		0.4	٧
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = V <sub>CC</sub> Min, I <sub>OH</sub> = -400μA	2.4	_	٧
l <sub>CC1</sub>	Read Current	$\overrightarrow{CE} = \overrightarrow{OE} = V_{iL}$ , $\overrightarrow{WE} = V_{iH}$ , all I/Os open, Address input = $V_{iL}/V_{iH}$ , at $f = 1/t_{RC}$ Min., $V_{CC} = V_{CC}$ Max.	_	40	mA
I <sub>CC2</sub>	Program Current	CE = WE = V <sub>IL</sub> , OE = V <sub>IH</sub> , V <sub>CC</sub> = V <sub>CC</sub> Max.	_	50	mA
I <sub>SB</sub>	TTL Standby Current	$\overline{CE} = \overline{OE} = \overline{WE} = V_{IH}, V_{CC} = V_{CC} Max.$	_	2	mA
I <sub>SB1</sub>	CMOS Standby Current	$\overline{CE} = \overline{OE} = \overline{WE} = V_{CC} - 0.3V$ , $V_{CC} = V_{CC}$ Max.	_	100	μА
V <sub>H</sub>	Device ID Voltage for A <sub>9</sub>	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$	11.5	12.5	٧
l <sub>H</sub>	Device ID Current for A <sub>9</sub>	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}, A_9 \approx V_H Max.$	_	50	μΑ

<sup>1.</sup> Stress greater than those listed unders "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

<sup>2.</sup> No more than one output maybe shorted at a time and not exceeding one second long.

# **AC Electrical Characteristics**

(over all temperature ranges)


# **Read Cycle**

Parameter		-7	70	-90		-120		-150		
Name	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>RC</sub>	Read Cycle Time	70		90	_	120	_	150		ns
t <sub>AA</sub>	Address Access Time		70	_	90		120	_	150	ns
t <sub>CE</sub>	Chip Enable Access Time	_	70	_	90		120		150	ns
t <sub>OE</sub>	Output Enable Access Time		35	_	40	_	50		60	ns
t <sub>CLZ</sub>	CE LOW to Output Active	0		0	_	0		0	_	ns
toLZ	OE LOW to Output Active	0	_	0	_	0		0		ns
t <sub>DF</sub>	Output Enable or Chip Enable to Output High-Z	0	20	0	20	0	30	0	30	ns
t <sub>OH</sub>	Output Hold from Address Change	0	_	0	_	0		0	_	ns


# Program (Erase/Program) Cycle

Parameter	,		-70			-90			-120		-150			
Name	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
twc	Program Cycle Time	70	_	-	90	-	_	120	_	_	150	_	_	ns
t <sub>AS</sub>	Address Setup Time	0	_		0			0	_	_	0	_		ns
t <sub>AH</sub>	Address Hold Time	45	_	_	45	_		50	_		50		_	ns
tcs	CE Setup Time	0	_		0		_	0	_	_	0	_		ns
tсн	CE Hold Time	0	_	_	0		_	0		_	0	_	_	ns
toes	OE Setup Time	0	_	_	0	_	_	0			0	_	_	ns
t <sub>OEH</sub>	OE High Hold Time	0		_	0	_		0	_	_	0	_	_	ns
t <sub>WP</sub>	WE Pulse Width	35		_	45	_	_	50	_		50	-	_	ns
t <sub>WPH</sub>	WE Pulse Width High	35		_	35	_	_	35			35	<b>—</b>		ns
t <sub>DS</sub>	Data Setup Time	30	_		45		_	50	_	_	50			ns
t <sub>DH</sub>	Data Hold Time	0		_	0	_	_	0	_	_	0	_	_	ns
twhwh1	Programming Cycle	_	20	30		20	30	_	20	30	_	20	30	μs
twhwh2	Sector Erase Cycle	_	10	20	_	10	20	-	10	20	_	10	20	ms
twnwns	Chip Erase Cycle		500	_	_	500			500	_	_	500	<b>-</b> .	ms

## Waveforms of Read Cycle




# Waveforms of WE Controlled-Program Cycle




- 1. I/O7: The output is the complement of the data written to the device.
- 2. PA: The address of the memory location to be programmed.
- 3. PD: The data at the byte address to be programmed.

# Waveforms of CE Controlled-Program Cycle



# Waveforms of Erase Cycle (1)




### Note:


- 1. PA: The address of the memory location to be programmed.
- 2. PD: The data at the byte address to be programmed.
- 3. SA: The sector address for Sector Erase. Address = don't care for Chip Erase.

# V29C51002T/V29C51002B

# Waveforms of DATA Polling Cycle



# Waveforms of Toggle Bit Cycle



### V29C51002T/V29C51002B

### Functional Description

The V29C51002T/V29C51002B consists of 512 equally-sized sectors of 512 bytes each. The 16 KB lockable Boot Block is intended for storage of the system BIOS boot code. The boot code is the first piece of code executed each time the system is powered on or rebooted.

The V29C51002 is available in two versions: the V29C51002T with the Boot Block address starting from 3C000H to 3FFFFH, and the V29C51002B with the Boot Block address starting from 00000H to 04000H.

### Read Cycle

A read cycle is performed by holding both  $\overline{CE}$  and  $\overline{OE}$  signals LOW. Data Out becomes valid only when these conditions are met. During a read cycle  $\overline{WE}$  must be HIGH prior to  $\overline{CE}$  and  $\overline{OE}$  going LOW.  $\overline{WE}$  must remain HIGH during the read operation for the read to complete (see Table 1).

### **Output Disable**


Returning OE or CE HIGH, whichever occurs first will terminate the read operation and place the I/O pins in the HIGH-Z state.

### Standby

The device will enter standby mode when the  $\overline{CE}$  signal is HIGH. The I/O pins are placed in the HIGH-Z, independent of the  $\overline{OE}$  signal.

### Byte Program Cycle

The V29C51002T/V29C51002B is programmed on a byte-by-byte basis. The byte program operation is initiated by using a specific four-bus-cycle sequence: two unlock program cycles, a program setup command and program data program cycles (see Table 2).



16KB Boot Block = 32 sectors

During the byte program cycle, addresses are latched on the falling edge of either  $\overline{CE}$  or  $\overline{WE}$ , whichever is last. Data is latched on the rising edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever is first. The byte program cycle can be  $\overline{CE}$  controlled or  $\overline{WE}$  controlled.

# Sector Erase Cycle

The V29C51002T/V29C51002B features a sector erase operation which allows each sector to be erased and reprogrammed without affecting data stored in other sectors. Sector erase operation is initiated by using a specific six-bus-cycle sequence: Two unlock program cycles, a setup command, two additional unlock program cycles, and the sector erase command (see Table 2). A sector must be first erased before it can be reprogrammed. While in the internal erase mode, the device ignores any program attempt into the device. The internal erase completion can be determined via DATA polling or toggle bit.

The V29C51002T/V29C5100B is shipped with pre-erased sectors (all bits = 1).

Table 1. Operation Modes Decoding

Decoding Mode	CE	ŌĒ	WE	A <sub>0</sub>	A <sub>1</sub>	Ag	VO
Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	A <sub>0</sub>	A <sub>1</sub>	A <sub>9</sub>	READ
Program	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	A <sub>0</sub>	A <sub>1</sub>	A <sub>9</sub>	PD
Standby	VIH	x	х	х	х	х	HIGH-Z
Autoselect Device ID	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>iH</sub>	V <sub>IL</sub>	V <sub>H</sub>	CODE
Autoselect Manufacture ID	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>H</sub>	CODE
Output Disable	V <sub>IL</sub>	VIH	V <sub>IH</sub>	х	Х	Х	HIGH-Z

#### Notes:

- 1.  $X = Don't Care, V_{IH} = HIGH, V_{IL} = LOW.$
- 2. PD: The data at the byte address to be programmed.

Table 2. Command Codes

Command Sequence	First Bus Program Cycle		Second Bus Program Cycle		Third Bus Program Cycle		Fourth Bus Program Cycle		Fifth Bus Program Cycle		Six Bus Program Cycle	
	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data
Read	XXXXH	F0H							····			
Read	5555H	AAH	2AAAH	55H	5555H	FOH	RA	RD				
Autoselect	5555H	AAH	2AAAH	55H	5555H	90H	00H	40H				
				:			01H	02H <sup>(1)</sup> A2H <sup>(2)</sup>				
Byte Program	5555H	AAH	2AAAH	55H	5555H	АОН	PA	PD <sup>(4)</sup>				
Chip Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	10H
Sector Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	ААН	2AAAH	55H	PA <sup>(3)</sup>	30H

#### Notes:

- 1. Top Boot Sector
- 2. Bottom Boot Sector
- 3. PA: The address of the memory location to be programmed.
- 4. PD: The data at the byte address to be programmed.

### Chip Erase Cycle

The V29C51002T/V29C51002B features a chip-erase operation. The chip erase operation is initiated by using a specific six-bus-cycle sequence: two unlock program cycles, a setup command, two additional unlock program cycles, and the chip erase command (see Table 2).

The chip erase operation is performed sequentially, one sector at a time. When the automated on chip erase algorithm is requested with the chip erase command sequence, the device automatically programs and verifies the entire memory array for an all zero pattern prior to erasure

The automatic erase begins on the rising edge of the last WE or CE pulse in the command sequence and terminates when the data on DQ7 is "1".

### **Program Cycle Status Detection**

There are two methods for determining the state of the V29C51002T/V29C51002B during a program (erase/program) cycle:  $\overline{DATA}$  Polling (I/O<sub>7</sub>) and Toggle Bit (I/O<sub>6</sub>).

### DATA Polling (VO7)

The V29C51002T/V29C51002B features DATA polling to indicate the end of a program cycle. When the device is in the program cycle, any attempt to read the device will received the complement of the loaded data on I/O<sub>7</sub>. Once the program cycle is completed, I/O<sub>7</sub> will show true data, and the device is then ready for the next cycle.

## Toggle Bit (VO<sub>6</sub>)

The V29C51002T/V29C51002B also features another method for determining the end of a program cycle. When the device is in the program cycle, any attempt to read the device will result in  $I/O_6$  toggling between 1 and 0. Once the program is completed, the toggling will stop. The device is then ready for the next operation. Examining the toggle bit may begin at any time during a program cycle.

## **Boot Block Protection**

The V29C51002T/V29C51002B features hardware Boot Block Protection. This feature will prevent erasing/programming of data in the Boot Block once the feature is enabled (see Table 3). The device is shipped with the Boot Block unprotected.

#### Autoselect

The V29C51002T/V29C51002B features an Autoselect mode to identify the Boot Block (protected/unprotected), the Device (Top/Bottom), and the manufacturer ID.

To get to the Autoselect mode, a high voltage  $(V_H)$  must be applied to the  $A_9$  pin. Once the  $A_9$  signal is returned to LOW or HIGH, the device will return to the previous mode.

### **Boot Block Detection**

In Autoselect mode, performing a read at address 3CXX2H or address 0CXX2H will determine whether programming of the Top Boot Block or the

V29C51002T/V29C51002B

Bottom Boot Block is locked out. If the data is 01H, the Top/Bottom Boot Block is protected. If the data is 00H, the Top/Bottom Boot Block is unprotected. (see Table 3.)

### Device ID

In Autoselect mode, performing a read at address XXXXH will determine whether the device is a Top Boot Block device or a Bottom Boot Block device. If the data is 02H, the device is a Top Boot Block. If the data is A2H, the device is a Bottom Boot Block device (see Table 3).

In addition, the device ID can also be read via the command register when the device is erased or programmed in a system without applying to high voltage to the  $A_9$  pin. When the  $A_0$  signal is HIGH, the device ID is presented at the outputs.

### Manufacturer ID

In Autoselect mode, performing a read at address. XXXX0H will determine the manufacturer ID. 40H is the manufacturer code for Mosel Vitelic Flash.

In addition the manufacturer ID can also be read via the command register when the device is erased or programmed in a system without applying to high voltage to the  $A_9$  pin. when the  $A_0$  signal is LOW, the manufacturer ID is presented at the outputs.

#### Hardware Data Protection

 $V_{CC}$  Sense Protection: the program operation is inhibited when  $V_{CC}$  is less than 2.5V.

Noise Protection: a CE or WE pulse of less than 5ns will not initiate a program cycle.

Program Inhibit Protection: holding any one of OE LOW, CE HIGH or WE HIGH inhibits a program cycle.

Table 3. Autoselect Decoding

			-	Data		
Decoding Mode	Boot Block	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub> -A <sub>13</sub>	A <sub>14</sub> -A <sub>17</sub>	VO <sub>0</sub> -VO <sub>7</sub>
Boot Block Protection	Тор	VIL	VIH	Х	V <sub>IH</sub>	01H: protected
	Bottom	V <sub>IL</sub>	ViH	Х	V <sub>IL</sub>	00H: unprotected
Device Verification	Тор	VIH	V <sub>IL</sub>	Х	Х	02H
	Bottom	1	]	į		A2H
Manufacture ID		V <sub>IL</sub>	V <sub>IL</sub>	Х	Х	40H


### Note:

<sup>1.</sup>  $X = Don't Care, V_{iH} = HIGH, V_{iL} = LOW.$ 

# V29C51002T/V29C51002B

# Byte Program Algorithm


# Chip/Sector Erase Algorithm



51002-16

# V29C51002T/V29C51002B


# **DATA** Polling Algorithm



### Note:

1. PBA: The byte address to be programmed.


# Toggle Bit Algorithm





51002-17

# V29C51002T/V29C51002B


# 32-pin Plastic DIP








# 32-pin PLCC




# V29C51002T/V29C51002B

# 32-pin TSOP-I


#### Units in inches



# 40-pin TSOP-II



# 44-pin PSOP



### **WORLDWIDE OFFICES**

### V29C51002T/V29C51002R

#### U.S.A.

3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0185

#### **TAIWAN**

7F, NO. 102 MIN-CHUAN E. ROAD, SEC. 3 TAIPEI

PHONE: 011-886-2-545-1213 FAX: 011-886-2-545-1209

#### **JAPAN**

RM.302 ANNEX-G HIGASHI-NAKANO NAKANO-KU, TOKYO 164 PHONE: 011-81-03-3365-2851 FAX: 011-81-03-3365-2836

#### HONG KONG

19 DAI FU STREET TAIPO INDUSTRIAL ESTATE TAIPO, NT. HONG KONG PHONE: 011-852-665-4883 FAX: 011-852-664-7535

1 CREATION ROAD I SCIENCE BASED IND. PARK HSIN CHU, TAIWAN, R.O.C. PHONE: 011-886-35-783344 FAX: 011-886-35-792838

## U.S. SALES OFFICES

### **NORTHWESTERN**

3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0185

#### **SOUTHWESTERN**

SUITE 200 5150 E. PACIFIC COAST HWY. LONG BEACH, CA 90804 PHONE: 310-498-3314 FAX: 310-597-2174

#### **CENTRAL & SOUTHEASTERN**

604 FIELDWOOD CIRCLE RICHARDSON, TX 75081 PHONE: 214-690-1402 FAX: 214-690-0341

#### **NORTHEASTERN**

**SUITE 436** 20 TRAFALGAR SQUARE NASHUA, NH 03063 PHONE: 603-889-4393 FAX: 603-889-9347

Copyright 1997, MOSEL VITELIC Inc.

2/97 Printed in U.S.A.

The information in this document is subject to change without notice.

MOSEL VITELIC makes no commitment to update or keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of MOSEL-VITELIC.

MOSEL VITELIC subjects its products to normal quality control sampling techniques which are intended to provide an assurance of high quality products suitable for usual commercial applications. MOSEL VITELIC does not do testing appropriate to provide 100% product quality assurance and does not assume any liability for consequential or incidental arising from any use of its products. If such products are to be used in applications in which personal injury might occur from failure, purchaser must do its own quality assurance testing appropriate to such applications.