

Features

- 256Kx8-bit Organization
- Address Access Time: 70, 90, 120, 150 ns
- Single 5V ± 10% Power Supply
- Sector Erase Mode Operation
- 16KB Boot Block (lockable)
- 512 bytes per Sector, 512 Sectors
 - Sector-Erase Cycle Time: 10ms (Typ)
 - Byte-Program Cycle Time: 20µs (Typ)
- Minimum 10,000 Erase-Program Cycles
- Low power dissipation
 - Active Read Current: 20mA (Typ)
 - Active Program Current: 30mA (Typ)
 - Standby Current: 100µA (Typ)
- Hardware Data Protection
- Low V_{CC} Program Inhibit Below 3.2V
- Self-timed program/erase operations with end-of-cycle detection
 - $\overline{\text{DATA}}$ Polling
 - Toggle Bit
- CMOS and TTL Interface
- Available in two versions
 - V29C51002T (Top Boot Block)
 - V29C51002B (Bottom Boot Block)
- Packages:
 - 32-pin Plastic DIP
 - 32-pin TSOP-I
 - 32-pin PLCC
 - 40-pin TSOP-II
 - 44-pin PSOP

Description

The V29C51002T/V29C51002B is a high speed 262,144 x 8 bit CMOS flash memory. Programming or erasing the device is done with a single 5 Volt power supply. The device has separate chip enable $\overline{\text{CE}}$, program enable $\overline{\text{WE}}$, and output enable $\overline{\text{OE}}$ controls to eliminate bus contention.

The V29C51002T/V29C51002B offers a combination of features: Boot Block with Sector Erase Mode. The end of program/erase cycle is detected by $\overline{\text{DATA}}$ Polling of I/O₇ or by the Toggle Bit I/O₆.

The V29C51002T/V29C51002B features a sector erase operation which allows each sector to be erased and reprogrammed without affecting data stored in other sectors. The device also supports full chip erase.


Boot block architecture enables the device to boot from either the top (V29C51002T) or bottom (V29C51002B) sector. All inputs and outputs are CMOS and TTL compatible.

The V29C51002T/V29C51002B is ideal for applications that require updatable code and data storage.



Device Usage Chart

Operating Temperature Range	Package Outline					Access Time (ns)				Power	Temperature Mark
	P	T	J	E	S	70	90	120	150	Std.	
0°C to +70°C	•	•	•	•	•	•	•	•	•	•	Blank
-40°C to +85°C	•	•	•	•	•	•	•	•	•	•	I
-40°C to +125°C	•	•	•	•	•	•	•	•	•	•	E

MOSL5007






Pin Configurations




Pin Names

A ₀ -A ₁₇	Address Inputs
I/O ₀ -I/O ₇	Data Input, Output
CE	Chip Enable
OE	Output Enable
WE	Program Enable
V _{CC}	5V ± 10% Power Supply
GND	Ground
NC	No Connect



Functional Block Diagram



Capacitance (1,2)

Symbol	Parameter	Test Setup	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0	6	8	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0	8	12	pF
C _{IN2}	Control Pin Capacitance	V _{IN} = 0	8	10	pF

Notes:

1. Capacitance is sampled and not 100% tested.
2. T_A = 25°C, V_{CC} = 5 V ± 10%, f = 1 MHz


Latch Up Characteristics (1)

Parameter	Min.	Max.	Unit
Input Voltage with Respect to GND on A9, \overline{OE}	-1	+13	V
Input Voltage with Respect to GND on I/O, address or control pins	-1	V _{CC} + 1	V
V _{CC} Current	-100	+100	mA

Note:

1. Includes all pins except V_{CC}. Test conditions: V_{CC} = 5V, one pin at a time.

AC Test Loads



Absolute Maximum Ratings ⁽¹⁾

Symbol	Parameter	Commercial	Extended	Unit
V_{IN}	Input Voltage (input or I/O pins)	-2 to +7	-2 to +7	V
V_{IN}	Input Voltage (A_9 pin, \overline{OE})	-2 to +13	-2 to +14	V
V_{CC}	Power Supply Voltage	-0.5 to +5.5	-0.5 to +5.5	V
T_{STG}	Storage Temperature (Plastic)	-65 to +125	-65 to +150	C
T_{OPR}	Operating Temperature	0°C to 70°C	-40°C to +125°C	C
I_{OUT}	Short Circuit Output Current ⁽²⁾	200 (Max.)	(200 Max.)	mA

Note:

1. Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. No more than one output may be shorted at a time and not exceeding one second long.

DC Electrical Characteristics

(over the commercial operating range)

Parameter Name	Parameter	Test Conditions	Min.	Max.	Unit
V_{IL}	Input LOW Voltage	$V_{CC} = V_{CC} \text{ Min.}$	—	0.8	V
V_{IH}	Input HIGH Voltage	$V_{CC} = V_{CC} \text{ Max.}$	2	—	V
I_{IL}	Input Leakage Current	$V_{IN} = \text{GND to } V_{CC}, V_{CC} = V_{CC} \text{ Max.}$	—	± 1	μA
I_{OL}	Output Leakage Current	$V_{OUT} = \text{GND to } V_{CC}, V_{CC} = V_{CC} \text{ Max.}$	—	± 1	μA
V_{OL}	Output LOW Voltage	$V_{CC} = V_{CC} \text{ Min.}, I_{OL} = 2.1 \text{ mA}$	—	0.4	V
V_{OH}	Output HIGH Voltage	$V_{CC} = V_{CC} \text{ Min.}, I_{OH} = -400 \mu\text{A}$	2.4	—	V
I_{CC1}	Read Current	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH},$ all I/Os open, Address input = V_{IL}/V_{IH} , at $f = 1/t_{RC} \text{ Min.},$ $V_{CC} = V_{CC} \text{ Max.}$	—	40	mA
I_{CC2}	Program Current	$\overline{CE} = \overline{WE} = V_{IL}, \overline{OE} = V_{IH}, V_{CC} = V_{CC} \text{ Max.}$	—	50	mA
I_{SB}	TTL Standby Current	$\overline{CE} = \overline{OE} = \overline{WE} = V_{IH}, V_{CC} = V_{CC} \text{ Max.}$	—	2	mA
I_{SB1}	CMOS Standby Current	$\overline{CE} = \overline{OE} = \overline{WE} = V_{CC} - 0.3 \text{ V}, V_{CC} = V_{CC} \text{ Max.}$	—	100	μA
V_H	Device ID Voltage for A_9	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$	11.5	12.5	V
I_H	Device ID Current for A_9	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}, A_9 = V_H \text{ Max.}$	—	50	μA

AC Electrical Characteristics

(over all temperature ranges)


Read Cycle

Parameter Name	Parameter	-70		-90		-120		-150		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t_{RC}	Read Cycle Time	70	—	90	—	120	—	150	—	ns
t_{AA}	Address Access Time	—	70	—	90	—	120	—	150	ns
t_{CE}	Chip Enable Access Time	—	70	—	90	—	120	—	150	ns
t_{OE}	Output Enable Access Time	—	35	—	40	—	50	—	60	ns
t_{CLZ}	\overline{CE} LOW to Output Active	0	—	0	—	0	—	0	—	ns
t_{OLZ}	\overline{OE} LOW to Output Active	0	—	0	—	0	—	0	—	ns
t_{DF}	Output Enable or Chip Enable to Output High-Z	0	20	0	20	0	30	0	30	ns
t_{OH}	Output Hold from Address Change	0	—	0	—	0	—	0	—	ns

Program (Erase/Program) Cycle


Parameter Name	Parameter	-70			-90			-120			-150			Units
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
t_{WC}	Program Cycle Time	70	—	—	90	—	—	120	—	—	150	—	—	ns
t_{AS}	Address Setup Time	0	—	—	0	—	—	0	—	—	0	—	—	ns
t_{AH}	Address Hold Time	45	—	—	45	—	—	50	—	—	50	—	—	ns
t_{CS}	\overline{CE} Setup Time	0	—	—	0	—	—	0	—	—	0	—	—	ns
t_{CH}	\overline{CE} Hold Time	0	—	—	0	—	—	0	—	—	0	—	—	ns
t_{OES}	\overline{OE} Setup Time	0	—	—	0	—	—	0	—	—	0	—	—	ns
t_{OEH}	\overline{OE} High Hold Time	0	—	—	0	—	—	0	—	—	0	—	—	ns
t_{WP}	\overline{WE} Pulse Width	35	—	—	45	—	—	50	—	—	50	—	—	ns
t_{WPH}	\overline{WE} Pulse Width High	35	—	—	35	—	—	35	—	—	35	—	—	ns
t_{DS}	Data Setup Time	30	—	—	45	—	—	50	—	—	50	—	—	ns
t_{DH}	Data Hold Time	0	—	—	0	—	—	0	—	—	0	—	—	ns
t_{WHWH1}	Programming Cycle	—	20	30	—	20	30	—	20	30	—	20	30	μ s
t_{WHWH2}	Sector Erase Cycle	—	10	20	—	10	20	—	10	20	—	10	20	ms
t_{WHWH3}	Chip Erase Cycle	—	500	—	—	500	—	—	500	—	—	500	—	ms

Waveforms of Read Cycle



51002-09


Waveforms of \overline{WE} Controlled-Program Cycle



51002-10


- Notes:**
1. $\overline{I/O_7}^{(1)}$: The output is the complement of the data written to the device.
 2. PA: The address of the memory location to be programmed.
 3. PD: The data at the byte address to be programmed.

Waveforms of \overline{CE} Controlled-Program Cycle



51002-11

Waveforms of Erase Cycle ⁽¹⁾




51002-12

Note:


1. PA: The address of the memory location to be programmed.
2. PD: The data at the byte address to be programmed.
3. SA: The sector address for Sector Erase. Address = don't care for Chip Erase.

Waveforms of $\overline{\text{DATA}}$ Polling Cycle



51002-13

Waveforms of Toggle Bit Cycle



51002-14

Functional Description

The V29C51002T/V29C51002B consists of 512 equally-sized sectors of 512 bytes each. The 16 KB lockable Boot Block is intended for storage of the system BIOS boot code. The boot code is the first piece of code executed each time the system is powered on or rebooted.

The V29C51002 is available in two versions: the V29C51002T with the Boot Block address starting from 3C000H to 3FFFFH, and the V29C51002B with the Boot Block address starting from 00000H to 04000H.

Read Cycle

A read cycle is performed by holding both \overline{CE} and \overline{OE} signals LOW. Data Out becomes valid only when these conditions are met. During a read cycle \overline{WE} must be HIGH prior to \overline{CE} and \overline{OE} going LOW. \overline{WE} must remain HIGH during the read operation for the read to complete (see Table 1).

Output Disable


Returning \overline{OE} or \overline{CE} HIGH, whichever occurs first will terminate the read operation and place the I/O pins in the HIGH-Z state.

Standby

The device will enter standby mode when the \overline{CE} signal is HIGH. The I/O pins are placed in the HIGH-Z, independent of the \overline{OE} signal.

Byte Program Cycle

The V29C51002T/V29C51002B is programmed on a byte-by-byte basis. The byte program operation is initiated by using a specific four-bus-cycle sequence: two unlock program cycles, a program setup command and program data program cycles (see Table 2).



51002-15

16KB Boot Block = 32 sectors

During the byte program cycle, addresses are latched on the falling edge of either \overline{CE} or \overline{WE} , whichever is last. Data is latched on the rising edge of \overline{CE} or \overline{WE} , whichever is first. The byte program cycle can be \overline{CE} controlled or \overline{WE} controlled.

Sector Erase Cycle

The V29C51002T/V29C51002B features a sector erase operation which allows each sector to be erased and reprogrammed without affecting data stored in other sectors. Sector erase operation is initiated by using a specific six-bus-cycle sequence: Two unlock program cycles, a setup command, two additional unlock program cycles, and the sector erase command (see Table 2). A sector must be first erased before it can be reprogrammed. While in the internal erase mode, the device ignores any program attempt into the device. The internal erase completion can be determined via \overline{DATA} polling or toggle bit.

The V29C51002T/V29C5100B is shipped with pre-erased sectors (all bits = 1).

Table 1. Operation Modes Decoding

Decoding Mode	\overline{CE}	\overline{OE}	\overline{WE}	A ₀	A ₁	A ₉	I/O
Read	V _{IL}	V _{IL}	V _{IH}	A ₀	A ₁	A ₉	READ
Program	V _{IL}	V _{IH}	V _{IL}	A ₀	A ₁	A ₉	PD
Standby	V _{IH}	X	X	X	X	X	HIGH-Z
Autoselect Device ID	V _{IL}	V _{IL}	V _{IH}	V _{IH}	V _{IL}	V _H	CODE
Autoselect Manufacture ID	V _{IL}	V _{IL}	V _{IH}	V _{IL}	V _{IL}	V _H	CODE
Output Disable	V _{IL}	V _{IH}	V _{IH}	X	X	X	HIGH-Z

Notes:

1. X = Don't Care, V_{IH} = HIGH, V_{IL} = LOW.
2. PD: The data at the byte address to be programmed.

Table 2. Command Codes

Command Sequence	First Bus Program Cycle		Second Bus Program Cycle		Third Bus Program Cycle		Fourth Bus Program Cycle		Fifth Bus Program Cycle		Six Bus Program Cycle	
	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data
Read	XXXXH	F0H										
Read	5555H	AAH	2AAAH	55H	5555H	F0H	RA	RD				
Autoselect	5555H	AAH	2AAAH	55H	5555H	90H	00H 01H	40H 02H ⁽¹⁾ A2H ⁽²⁾				
Byte Program	5555H	AAH	2AAAH	55H	5555H	A0H	PA	PD ⁽⁴⁾				
Chip Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	10H
Sector Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	PA ⁽³⁾	30H

Notes:

1. Top Boot Sector
2. Bottom Boot Sector
3. PA: The address of the memory location to be programmed.
4. PD: The data at the byte address to be programmed.

Chip Erase Cycle

The V29C51002T/V29C51002B features a chip-erase operation. The chip erase operation is initiated by using a specific six-bus-cycle sequence: two unlock program cycles, a setup command, two additional unlock program cycles, and the chip erase command (see Table 2).

The chip erase operation is performed sequentially, one sector at a time. When the automated on chip erase algorithm is requested with the chip erase command sequence, the device automatically programs and verifies the entire memory array for an all zero pattern prior to erasure.

The automatic erase begins on the rising edge of the last \overline{WE} or \overline{CE} pulse in the command sequence and terminates when the data on DQ7 is "1".

Program Cycle Status Detection

There are two methods for determining the state of the V29C51002T/V29C51002B during a program (erase/program) cycle: \overline{DATA} Polling (I/O_7) and Toggle Bit (I/O_6).

 \overline{DATA} Polling (I/O_7)

The V29C51002T/V29C51002B features \overline{DATA} polling to indicate the end of a program cycle. When the device is in the program cycle, any attempt to read the device will receive the complement of the loaded data on I/O_7 . Once the program cycle is completed, I/O_7 will show true data, and the device is then ready for the next cycle.

Toggle Bit (I/O_6)

The V29C51002T/V29C51002B also features another method for determining the end of a program cycle. When the device is in the program cycle, any attempt to read the device will result in I/O_6 toggling between 1 and 0. Once the program is completed, the toggling will stop. The device is then ready for the next operation. Examining the toggle bit may begin at any time during a program cycle.

Boot Block Protection

The V29C51002T/V29C51002B features hardware Boot Block Protection. This feature will prevent erasing/programming of data in the Boot Block once the feature is enabled (see Table 3). The device is shipped with the Boot Block unprotected.

Autoselect

The V29C51002T/V29C51002B features an Autoselect mode to identify the Boot Block (protected/unprotected), the Device (Top/Bottom), and the manufacturer ID.

To get to the Autoselect mode, a high voltage (V_H) must be applied to the A_9 pin. Once the A_9 signal is returned to LOW or HIGH, the device will return to the previous mode.

Boot Block Detection

In Autoselect mode, performing a read at address 3CXX2H or address 0CXX2H will determine whether programming of the Top Boot Block or the

Bottom Boot Block is locked out. If the data is 01H, the Top/Bottom Boot Block is protected. If the data is 00H, the Top/Bottom Boot Block is unprotected. (see Table 3.)

Device ID

In Autoselect mode, performing a read at address XXXXH will determine whether the device is a Top Boot Block device or a Bottom Boot Block device. If the data is 02H, the device is a Top Boot Block. If the data is A2H, the device is a Bottom Boot Block device (see Table 3).

In addition, the device ID can also be read via the command register when the device is erased or programmed in a system without applying to high voltage to the A₉ pin. When the A₀ signal is HIGH, the device ID is presented at the outputs.

Manufacturer ID

In Autoselect mode, performing a read at address. XXXX0H will determine the manufacturer ID. 40H is the manufacturer code for Mosel Vitelic Flash.

In addition the manufacturer ID can also be read via the command register when the device is erased or programmed in a system without applying to high voltage to the A₉ pin. when the A₀ signal is LOW, the manufacturer ID is presented at the outputs.

Hardware Data Protection

V_{CC} Sense Protection: the program operation is inhibited when V_{CC} is less than 2.5V.

Noise Protection: a \overline{CE} or \overline{WE} pulse of less than 5ns will not initiate a program cycle.

Program Inhibit Protection: holding any one of OE LOW, CE HIGH or WE HIGH inhibits a program cycle.


Table 3. Autoselect Decoding

Decoding Mode	Boot Block	Address				Data
		A ₀	A ₁	A ₂ -A ₁₃	A ₁₄ -A ₁₇	I/O ₀ -I/O ₇
Boot Block Protection	Top	V _{IL}	V _{IH}	X	V _{IH}	01H: protected
	Bottom	V _{IL}	V _{IH}	X	V _{IL}	00H: unprotected
Device Verification	Top	V _{IH}	V _{IL}	X	X	02H
	Bottom					A2H
Manufacture ID		V _{IL}	V _{IL}	X	X	40H


Note:

1. X = Don't Care, V_{IH} = HIGH, V_{IL} = LOW.

Byte Program Algorithm




Chip/Sector Erase Algorithm




51002-16

DATA Polling Algorithm



Toggle Bit Algorithm




Note:


1. PBA: The byte address to be programmed.

51002-17

32-pin Plastic DIP




32-pin PLCC




32-pin TSOP-I


Units in inches



40-pin TSOP-II



44-pin PSOP



MOSEL VITELIC WORLDWIDE OFFICES**V29C51002T/V29C51002B****U.S.A.**

3910 NORTH FIRST STREET
SAN JOSE, CA 95134
PHONE: 408-433-6000
FAX: 408-433-0185

TAIWAN

7F, NO. 102
MIN-CHUAN E. ROAD, SEC. 3
TAIPEI
PHONE: 011-886-2-545-1213
FAX: 011-886-2-545-1209

JAPAN

RM.302 ANNEX-G
HIGASHI-NAKANO
NAKANO-KU, TOKYO 164
PHONE: 011-81-03-3365-2851
FAX: 011-81-03-3365-2836

HONG KONG

19 DAI FU STREET
TAIPO INDUSTRIAL ESTATE
TAIPO, NT, HONG KONG
PHONE: 011-852-665-4883
FAX: 011-852-664-7535

1 CREATION ROAD I
SCIENCE BASED IND. PARK
HSIN CHU, TAIWAN, R.O.C.
PHONE: 011-886-35-783344
FAX: 011-886-35-792838

U.S. SALES OFFICES**NORTHWESTERN**

3910 NORTH FIRST STREET
SAN JOSE, CA 95134
PHONE: 408-433-6000
FAX: 408-433-0185

SOUTHWESTERN

SUITE 200
5150 E. PACIFIC COAST HWY.
LONG BEACH, CA 90804
PHONE: 310-498-3314
FAX: 310-597-2174

CENTRAL & SOUTHEASTERN

604 FIELDWOOD CIRCLE
RICHARDSON, TX 75081
PHONE: 214-690-1402
FAX: 214-690-0341

NORTHEASTERN

SUITE 436
20 TRAFALGAR SQUARE
NASHUA, NH 03063
PHONE: 603-889-4393
FAX: 603-889-9347

© Copyright 1997, MOSEL VITELIC Inc.

2/97

Printed in U.S.A.

The information in this document is subject to change without notice.

MOSEL VITELIC makes no commitment to update or keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of MOSEL-VITELIC.

MOSEL VITELIC subjects its products to normal quality control sampling techniques which are intended to provide an assurance of high quality products suitable for usual commercial applications. MOSEL VITELIC does not do testing appropriate to provide 100% product quality assurance and does not assume any liability for consequential or incidental arising from any use of its products. If such products are to be used in applications in which personal injury might occur from failure, purchaser must do its own quality assurance testing appropriate to such applications.