

August 1991

Features


- 28A and 25A, 80V - 100V
- $r_{DS(on)} = 0.077\Omega$ and 0.10Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRF140, IRF141, IRF142, and IRF143 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRF140R, IRF141R, IRF142R, and IRF143R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF types are supplied in the JEDEC TO-204AE steel package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

| | IRF140 IRF140R | IRF141 IRF141R | IRF142 IRF142R | IRF143 IRF143R | UNITS |
|---|----------------------------|-------------------|-------------------|-------------------|---------------------|
| Drain-Source Voltage (1) | V_{DS} 100 | 80 | 100 | 80 | V |
| Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1) | V_{DGR} 100 | 80 | 100 | 80 | V |
| Continuous Drain Current | | | | | |
| $T_C = +25^\circ\text{C}$ | I_D 28 | 28 | 25 | 25 | A |
| $T_C = +100^\circ\text{C}$ | I_D 20 | 20 | 17 | 17 | A |
| Pulsed Drain Current (3) | I_{DM} 110 | 110 | 100 | 100 | A |
| Gate-Source Voltage | V_{GS} ± 20 | ± 20 | ± 20 | ± 20 | V |
| Maximum Power Dissipation | P_D 150 | 150 | 150 | 150 | W |
| Linear Derating Factor | 1.0 | 1.0 | 1.0 | 1.0 | W/ $^\circ\text{C}$ |
| Inductive Current, Clamped | I_{LM} 108 | 108 | 96 | 96 | A |
| (See Figure 14, $L = 100\mu\text{H}$) | | | | | |
| Single Pulse Avalanche Energy Rating (4) | E_{AS}^* 100 | 100 | 100 | 100 | mJ |
| Operating and Storage Junction | T_J, T_{STG} -55 to +175 | -55 to +175 | -55 to +175 | -55 to +175 | $^\circ\text{C}$ |
| Temperature Range | | | | | |
| Maximum Lead Temperature for Soldering | T_L 300 | 300 | 300 | 300 | $^\circ\text{C}$ |
| (0.063" (1.6mm) from case for 10s) | | | | | |

NOTES:


- $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
- Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- Repetitive Rating: Pulse width limited by max junction temp. See Transient Thermal Impedance Curve (Figure 5).
- $V_{DD} = 25\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 190\mu\text{H}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 28\text{A}$. See Figure 15.

* R Suffix Types Only

4
N-CHANNEL
POWER MOSFETs

IRF140, IRF141, IRF142, IRF143 IRF140R, IRF141R, IRF142R, IRF143R

Electrical Characteristics $T_C = +25^\circ\text{C}$, Unless Otherwise Specified

| CHARACTERISTIC | SYMBOL | TEST CONDITIONS | LIMITS | | | UNITS | |
|--|---------------------|--|---|------|-------|-------|----|
| | | | MIN | TYP | MAX | | |
| Drain-Source Breakdown Voltage IRF140/142, IRF140R/142R IRF141/143, IRF141R/143R | BV _{DSS} | V _{GS} = 0V, I _D = 250μA | 100 | - | - | V | |
| | | | 80 | - | - | V | |
| Gate Threshold Voltage | V _{GS(TH)} | V _{DS} = V _{GS} , I _D = 250μA | 2.0 | - | 4.0 | V | |
| Gate-Source Leakage Forward | I _{GSS} | V _{GS} = 20V | - | - | 100 | nA | |
| Gate-Source Leakage Reverse | I _{GSS} | V _{GS} = -20V | - | - | -100 | nA | |
| Zero Gate Voltage Drain Current | I _{DSS} | V _{DS} = Max Rating, V _{GS} = 0V | - | - | 250 | μA | |
| | | V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _J = +125°C | - | - | 1000 | μA | |
| On-State Drain Current (Note 2) IRF140/141, IRF140R/141R IRF142/143, IRF142R/143R | I _{D(ON)} | V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, V _{GS} = 10V | 28 | - | - | A | |
| | | | 25 | - | - | A | |
| Static Drain-Source On-State Resistance (Note 2) IRF140/141, IRF140R/141R IRF142/143, IRF142R/143R | r _{DS(ON)} | V _{GS} = 10V, I _D = 17A | - | 0.07 | 0.077 | Ω | |
| | | | - | 0.09 | 0.100 | Ω | |
| Forward Transconductance (Note 2) | g _{fs} | V _{DS} ≥ 50V, I _D = 17A | 8.7 | 13 | - | S(Ω) | |
| Input Capacitance | C _{ISS} | V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz | - | 1275 | - | pF | |
| Output Capacitance | C _{OSS} | See Figure 10 | - | 550 | - | pF | |
| Reverse Transfer Capacitance | C _{RSS} | | - | 160 | - | pF | |
| Turn-On Delay Time | t _{d(ON)} | V _{DD} = 50V, I _D = 28A, R _G = 9.1Ω See Figure 16. (MOSFET switching times are essentially independent of operating temperature) | - | 16 | 23 | ns | |
| Rise Time | t _r | | - | 27 | 110 | ns | |
| Turn-Off Delay Time | t _{d(OFF)} | | - | 38 | 60 | ns | |
| Fall Time | t _f | | - | 14 | 75 | ns | |
| Total Gate Charge (Gate-Source + Gate-Drain) | Q _g | | V _{GS} = 10V, I _D = 28A, V _{DS} = 0.8 Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.) | - | 38 | 59 | nC |
| Gate-Source Charge | Q _{gs} | | - | 9 | - | nC | |
| Gate-Drain ("Miller") Charge | Q _{gd} | | - | 21 | - | nC | |
| Internal Drain Inductance | L _D | Measured between the contact screw on header that is closer to source and gate pins and center of center of die. | Modified MOSFET symbol showing the internal device inductances. | | - | 5.0 | nH |
| Internal Source Inductance | L _S | Measured from the source lead, 6mm (0.25") from header and source bonding pad. |  | | - | 12.5 | nH |
| Junction-to-Case | R _{θJC} | | - | - | 1.0 | °C/W | |
| Case-to-Sink | R _{θCS} | Mounting surface flat, smooth and greased | - | 0.1 | - | °C/W | |
| Junction-to-Ambient | R _{θJA} | Free air operation | - | - | 30 | °C/W | |

Source Drain Diode Ratings and Characteristics

| | | | | | | |
|--|-----------------|--|------|-----|-----|----|
| Continuous Source Current (Body Diode) | I _S | Modified MOSFET symbol showing the integral reverse P-N junction rectifier. | - | - | 28 | A |
| Pulse Source Current (Body Diode) (Note 3) | I _{SM} | | - | - | 110 | A |
| Diode Forward Voltage (Note 2) | V _{SD} | T _J = +25°C, I _S = 28A, V _{GS} = 0V | - | - | 2.5 | V |
| Reverse Recovery Time | t _{rr} | T _J = +25°C, I _F = 28A, dI _F /dt = 100A/μs | 70 | 150 | 300 | ns |
| Reverse Recovered Charge | Q _{RR} | T _J = +25°C, I _F = 5.5A, dI _F /dt = 100A/μs | 0.44 | 0.9 | 1.9 | μC |
| Forward Turn-on Time | t _{ON} | Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D . | - | - | - | - |

NOTES: 1. T_J = +25°C to +150°C

2. Pulse Test: Pulse width ≤ 300μs, Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V_{DD} = 25V, Start T_J = +25°C, L = 190μH, R_{GS} = 25Ω, I_{PEAK} = 28A (See Figure 15)




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

4
N-CHANNEL
POWER MOSFETS




FIGURE 6. TYPICAL TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE




FIGURE 12. TYPICAL ON RESISTANCE vs DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT

4
N-CHANNEL
POWER MOSFETS