NRNC

FEMTOCLOCKS[™] CRYSTAL-TO-LVCMOS/LVTTL CLOCK GENERATOR

NRND – Not Recommend for New Designs - 8/30/2013 For replacement device use ICS840N051BGI

GENERAL DESCRIPTION

The 840051I is a Gigabit Ethernet Clock Generator and a member of the HiPerClocks[™] family of high performance devices from ICS. The 840051I can synthesize 10 Gigabit Ethernet, SONET, or Serial ATA reference clock fre-quencies with the appropriate choice of crystal and output divider. The 840051I has excellent phase jitter performance and is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.

FEATURES

- 1 LVCMOS/LVTTL output, 15Ω output impedance
- Crystal oscillator interface designed for 18pF parallel resonant crystals
- Output frequency range: 70MHz 170MHz
- VCO range: 560MHz 680MHz
- RMS phase jitter at 155.52MHz (1.875MHz 20MHz): 0.48ps (typical)
- RMS phase noise at 155.52MHz


Offset Noise Power

100Hz	99.7 dBc/Hz
1KHz	120 dBc/Hz
10KHz	128 dBc/Hz
100KHz	127 dBc/Hz


- 3.3V or 2.5V operating supply
- -40°C to 85°C ambient operating temperature
- Lead-Free fully RoHS compliant
- Not Recommended For New Designs
- For New Designs use ICS840N051BGI

Inputs		Output Frequency
Crystal Frequency (MHz)	FREQ_SEL	(MHz)
20.141601	0	161.132812
20.141601	1	80.566406
19.53125	0	156.25
19.53125	1	78.125
19.44	0	155.52
19.44	1	77.76
18.75	0	150
18.75	1	75

BLOCK DIAGRAM



PIN ASSIGNMENT



840051I

8-Lead TSSOP 4.40mm x 3.0mm x 0.925mm package body G Package Top View

FREQUENCY TABLE



NRND

ICS840051I FEMTOCLOCKS[™] CRYSTAL-TO-LVCMOS/LVTTL CLOCK GENERATOR

NRND – Not Recommend for New Designs - 8/30/2013

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description
1	V _{dda}	Power		Analog supply pin.
2	OE	Input	Pullup	Output enable pin. When HIGH, Q0 output is enabled. When LOW, forces Q0 to HiZ state. LVCMOS/LVTTL interface levels. See Table 3A.
3, 4	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
5	FREQ_SEL	Input	Pulldown	Frequency select pin. LVCMOS/LVTTL interface levels. See Table 3B.
6	GND	Power		Power supply ground.
7	Q0	Output		Single-ended clock output. LVCMOS/LVTTL interface levels. 15Ω output impedance.
8	V _{DD}	Power		Core supply pin.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
	Power Dissinction Consoltance	$V_{DD}, V_{DDA} = 3.465 V$		7		pF
C _{PD}	Power Dissipation Capacitance	$V_{DD}, V_{DDA} = 2.625V$		7		pF
R _{PULLUP}	Input Pullup Resistor			51		KΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		KΩ
R _{OUT}	Output Impedance			15		Ω

TABLE 3A. CONTROL FUNCTION TABLE

Control Input	Output
OE	Q0
0	Hi-Z
1	Active

TABLE 3B. FREQ_SEL FUNCTION TABLE

Control Input	N Divider				
FRE_SEL					
0	÷4 (default)				
1	÷8				



FEMTOCLOCKS[™] CRYSTAL-TO-LVCMOS/LVTTL CLOCK GENERATOR

NRND – Not Recommend for New Designs - 8/30/2013

Absolute Maximum Ratings

Supply Voltage, V _{DD}	4.6V
Inputs, V _I	-0.5V to $V_{_{\rm DD}}$ + 0.5 V
Outputs, V _o	-0.5V to V_{DD} + 0.5V
Package Thermal Impedance, $\boldsymbol{\theta}_{_{J\!A}}$	101.7°C/W (0 mps)
Storage Temperature, T_{STG}	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{DD} = V_{DDA} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Core Supply Voltage		3.135	3.3	3.465	V
V _{DDA}	Analog Supply Voltage		3.135	3.3	3.465	V
I _{DD}	Power Supply Current				60	mA
I _{DDA}	Analog Supply Current				10	mA

Table 4B. Power Supply DC Characteristics, $V_{DD} = V_{DDA} = 2.5V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Core Supply Voltage		2.375	2.5	2.625	V
V _{DDA}	Analog Supply Voltage		2.375	2.5	2.625	V
I _{DD}	Power Supply Current				55	mA
I _{DDA}	Analog Supply Current				10	mA

TABLE 4C. LVCMOS/LVTTL DC CHARACTERISTICS, $V_{DD} = V_{DDA} = 3.3V \pm 5\%$, TA = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage			2		V _{DD} + 0.3	V
V _{IL}	Input Low Voltage			-0.3		0.8	V
	Input High Current	FREQ_SEL	$V_{DD} = V_{IN} = 3.465 V \text{ or } 2.625 V$			150	μA
'н		OE	$V_{DD} = V_{IN} = 3.465 V \text{ or } 2.625 V$			5	μA
	Input Low Current	FREQ_SEL	$V_{DD} = 3.465 V \text{ or } 2.625 V, V_{IN} = 0 V$	-5			μA
'IL		OE	$V_{DD} = 3.465 V \text{ or } 2.625 V, V_{IN} = 0 V$	-150			μA
V	Output Lligh Voltage		V _{DD} = 3.465V	2.6			V
V _{OH}	Output High Voltage; NOTE 1		V _{DD} = 2.625V	1.8			V
V _{ol}	Output Low Voltage	NOTE 1	V _{DD} = 3.465V or 2.625V			0.5	V

NOTE 1: Outputs terminated with 50Ω to V_{DD}/2. See Parameter Measurement Information Section, "Output Load Test Circuit" diagrams

FEMTOCLOCKS[™] CRYSTAL-TO-LVCMOS/LVTTL CLOCK GENERATOR

NRND – Not Recommend for New Designs - 8/30/2013

TABLE 5. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		F	undamental		
Frequency		17.5		21.25	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF

Table 6A. AC Characteristics, $V_{_{DD}}=V_{_{DDA}}=3.3V\pm5\%,\,T_{A}=-40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{out}	Output Frequency		70		170	MHz
tjit(Ø)	RMS Phase Jitter (Random); NOTE 1	155.52MHz, Integration Range: 1.875MHz - 20MHz		0.48		ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	150		500	ps
odc	Output Duty Cycle		48		52	%

NOTE 1: Please refer to the Phase Noise Plots.

TABLE 6B. AC CHARACTERISTICS, $V_{DD} = V_{DDA} = 2.5V \pm 5\%$, TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{out}	Output Frequency		70		170	MHz
tjit(Ø)	RMS Phase Jitter (Random); NOTE 1	155.52MHz, Integration Range: 1.875MHz - 20MHz		0.50		ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	200		600	ps
odc	Output Duty Cycle		49		51	%

NOTE 1: Please refer to the Phase Noise Plots.

NRND

() IDT.


ICS8400511

FEMTOCLOCKSTM CRYSTAL-TO-LVCMOS/LVTTL CLOCK GENERATOR









100

1k

OFFSET FREQUENCY (Hz)

100M

10M




NRND

FEMTOCLOCKS[™] CRYSTAL-TO-LVCMOS/LVTTL CLOCK GENERATOR



NRND – Not Recommend for New Designs - 8/30/2013

PARAMETER MEASUREMENT INFORMATION





FEMTOCLOCKS[™] CRYSTAL-TO-LVCMOS/LVTTL CLOCK GENERATOR

NRND – Not Recommend for New Designs - 8/30/2013

NRND

APPLICATION INFORMATION

Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The 8400511 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V_{DD} and V_{DDA} should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. *Figure 1* illustrates how a 10Ω resistor along with a 10μ F and a $.01\mu$ F bypass capacitor should be connected to each V_{DDA} pin.





FIGURE 1. POWER SUPPLY FILTERING

CRYSTAL INPUT INTERFACE

The 8400511 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 2* below were determined using a 26.04167MHz, 18pF

parallel resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.





ICS840051I FEMTOCLOCKS[™] CRYSTAL-TO-LVCMOS/LVTTL CLOCK GENERATOR

NRND – Not Recommend for New Designs - 8/30/2013

NRND

RELIABILITY INFORMATION

TABLE 7. $\boldsymbol{\theta}_{JA} \text{vs.}$ Air Flow Table for 8 Lead TSSOP

θ _{JA} by Velocity (Meters per Second)					
Multi-Layer PCB, JEDEC Standard Test Boards	0 101.7°C/W	1 90.5°C/W	2.5 89.8°C/W		

TRANSISTOR COUNT

The transistor count for 8400511 is: 1927



ICS840051I FEMTOCLOCKS[™] CRYSTAL-TO-LVCMOS/LVTTL CLOCK GENERATOR

NRND – Not Recommend for New Designs - 8/30/2013 PACKAGE OUTLINE - G SUFFIX FOR 8 LEAD TSSOP

NRND




TABLE 8. PACKAGE DIMENSIONS

CYMDOL	Millimeters			
SYMBOL	Minimum	Maximum		
Ν	8			
А		1.20		
A1	0.05	0.15		
A2	0.80	1.05		
b	0.19	0.30		
С	0.09	0.20		
D	2.90	3.10		
E	6.40 BASIC			
E1	4.30	4.50		
е	0.65 BASIC			
L	0.45	0.75		
α	0°	8°		
aaa		0.10		
Reference Document: JEDEC Publication 95, MO-153				



ICS8400511

NRND

FEMTOCLOCKS[™] CRYSTAL-TO-LVCMOS/LVTTL CLOCK GENERATOR

NRND – Not Recommend for New Designs - 8/30/2013

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS840051AGILF	51AIL	8 Lead "Lead-Free" TSSOP	tube	-40°C to 85°C
ICS840051AGILFT	51AIL	8 Lead "Lead-Free" TSSOP	2500 tape & reel	-40°C to 85°C

The aforementioned trademarks, HiPerClockS™ and FemtoClocks™ are a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries. While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.

10



NRND

ICS8400511 FEMTOCLOCKS[™] CRYSTAL-TO-LVCMOS/LVTTL CLOCK GENERATOR

NRND – Not Recommend for New Designs - 8/30/2013

REVISION HISTORY SHEET

Rev	Table	Page	Description of Change	
A	Т9		Ordering Information - removed leaded devices and added marking for the Lead Free device. Added contacts page.	9/22/15

11



Corporate Headquarters 6024 Silver Creek Valley Road San Jose, California 95138

Sales 800-345-7015 or +408-284-8200 Fax: 408-284-2775 www.IDT.com

Technical Support email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.