

## FS6233-01 Motherboard Clock Generator IC

September 2000

## 1.0 Features

- Generates all clocks required for single-processor platforms, including:
  - Two differential current-mode Host clock pairs
  - Three 66.67MHz 3.3V CK66 clock outputs
  - Ten 33.3MHz 3.3V PCI clock outputs
  - Two 3.3V Memory Reference clock outputs
  - Two 48MHz 3.3V CK48 clock outputs
  - Two buffered copies of the crystal reference
- Control of current-mode Host clocks via IREF current programming pin and ISEL\_0:1 current multiplier pins
- Host clock frequency selection via the SEL\_A, SEL\_B, and SEL133/100# pins
- Active-low PWR\_DWN# signal allows one complete clock cycle on each clock outputs and then shuts down the crystal oscillator, PLLs, and outputs
- Spread-spectrum modulation (-0.5% at 31.5kHz) of SSCG PLL clocks, enabled via SS\_EN# input
- Supports test mode and tristate output control to facilitate board testing
- Available in a 48-pin SSOP and TSSOP


#### **Table 1: Clock Parameters**

CLOCK GROUP	# PINS	SUPPLY VOLTAGE	SUPPLY GROUP	FREQ. (MHz)	PHASE	SKEW
HOST_P	2			133.33	0°	150ps
HOST_N	2	3.3V	.3V VDD_H	100.00	180°	Pair to Pair
MREF_P	1	3.3V	VDD_M	66.67 50.00	0°	-
MREF_N	1	5.57			180°	
CK66	3	3.3V	VDD_66	66.67	0°	250ps
PCI	10	3.3V	VDD_P	33.33	0°	300ps
CK48	2	3.3V	VDD_48	48.008	0°	-
REF	2	3.3V	VDD_R	14.318	0°	-


#### Table 2: Clock Offsets

RELATION	PHASE	MIN	TYP	MAX
CK66 leads PCI	0°	1.5ns		3.5ns

#### Figure 1: Block Diagram



#### Figure 2: Pin Configuration



Intel and Pentium are registered trademarks of Intel Corporation. Lexmark is a trademark of Lexmark International, Inc. Non-linear spread spectrum modulation profile is licensed under US Patent No. 5488627, Lexmark International, Inc. American Microsystems, Inc. reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.



### **Table 3: Pin Descriptions**

Key: AI = Analog Input; AO = Analog Output; DI = Digital Input; DI<sup>U</sup> = Input with Internal Pull-Up; DI<sub>D</sub> = Input with Internal Pull-Down; DIO = Digital Input/Output; DI-3 = Three-Level Digital Input, DO = Digital Output; P = Power/Ground; # = Active-low pin

PIN	TYPE	NAME	DESCRIPTION	SUPPLY	
10	DIO	CK48_0	One of two 3.3V 48MHz clock outputs, generated from the non-spread PLL		
48	DIO	SEL_A	One of two latched inputs that select the HOST and MREF output frequency	- VDD_48	
	510	CK48_1	One of two 3.3V 48MHz clock outputs, generated from the non-spread PLL		
24	DIO	SEL_B	One of two latched inputs that select the HOST and MREF output frequency	VDD_48	
30, 29, 27	DO	CK66_0:3	Three 3.3V 66.67MHz clock outputs, generated from the spread spectrum PLL	VDD_66	
41, 40	AO	HOST_P1 HOST_N1	Host clock pair #1; one of two pairs of current-steering differential current-mode outputs. The current is established via a reference current at IREF and a multiplying factor set by ISEL_0:1	VDD_H	
38, 37	AO	HOST_P2 HOST_N2	Host clock pair #2; one of two pairs of current-steering differential current-mode outputs	VDD_H	
35	AI	IREF	A fixed precision resistor from this pin to ground provides a reference current used for the dif- ferential current-mode HOST clock outputs		
44	DO	MREF_N	Dne clock (180° out of phase with MREF_P) in a pair of outputs provided as a reference clock o a memory clock driver		
45	DO	MREF_P	One clock in a pair of outputs provided as a reference clock to a memory clock driver		
6, 7, 9, 10, 12, 13, 15, 16, 18, 19	DO	PCI_0:9	Ten 3.3V 33.3MHz PCI clocks, lagging the CK66 clock by 1.5 to 3.5ns		
32	DI	PWR_DWN#	Asynchronous active-low LVTTL power-down signal shuts down oscillator and PLL, puts all clocks in low state. Complete clock cycles on all outputs will occur before shut down begins.		
			REF_0	One of two 3.3V buffered copies of the crystal reference frequency clock	
2	DIO	ISEL_0	One of two latched inputs that select the multiplying factor of the IREF reference current for the HOST pair outputs	VDD_R	
	REF_1		One of two 3.3V buffered copies of the crystal reference frequency clock		
1	DIO	ISEL_1	One of two latched inputs that select the multiplying factor of the IREF reference current for the HOST pair outputs	VDD_R	
21	DI	SEL133/100#	Selects 133MHz (logic high) or 100MHz (logic low) Host clock frequency	VDD_48	
42	DI	SS_EN#	Active low spread-spectrum enable turns on spread spectrum modulation	VDD_M	
34	Р	VDD	3.3V core power supply	-	
25	Р	VDD_48	3.3V power supply for CK48 clock outputs	-	
26, 31	Р	VDD_66	3.3V power supply for CK66 clock outputs	-	
39	Р	VDD_H	3.3V power supply for the differential HOST clock outputs	-	
46	Р	VDD_M	3.3V power supply for MREF clock outputs	-	
8, 14, 20	Р	VDD_P	3.3V power supply for PCI clock outputs	-	
2	Р	VDD_R	3.3V power supply for the REF clock output and the crystal oscillator	-	
33	Р	VSS	Core ground	-	
22	Р	VSS_48	Ground for the CK48 clock outputs	-	
28	Р	VSS_66	Ground for the CK66 clock outputs		
36	Р	VSS_H	Ground for the differential HOST clock outputs	-	
43	Р	VSS_M	Ground for the MREF clock outputs	-	
5, 11, 17	Р	VSS_P	Ground for the PCI clock outputs	-	
47	Р	VSS_R	Ground for the REF clock outputs and the crystal oscillator	-	
3	AI	XIN	14.318MHz crystal oscillator input	VDD_R	
4	AO	XOUT	14.318MHz crystal oscillator output	VDD_R	





## 2.0 Programming Information

#### Table 4: Function/Clock Enable Configuration

CONTROL INPUTS (1)					CLOCK OUTPUTS (MHz)					
PWR_ DWN#	SEL 133/100#	SEL_A	SEL_B	HOST_P 1:2	HOST_N 1:2	MREF_P, MREF_N	CK66_ 0:2	PCI_ 0:9	CK48_ 0:1	REF
1	0	0	0	100.00	100.00	50.00	66.67	33.33	48.008	14.318
1	0	0	1	reserved	reserved	reserved	reserved	reserved	reserved	reserved
1	0	1	0	reserved	reserved	reserved	reserved	reserved	reserved	reserved
1	0	1	1	tristate	tristate	tristate	tristate	tristate	tristate	tristate
1	1	0	0	133.33	133.33	66.67	66.67	33.33	48.008	14.318
1	1	0	1	reserved	reserved	reserved	reserved	reserved	reserved	reserved
1	1	1	0	reserved	reserved	reserved	reserved	reserved	reserved	reserved
1	1	1	1	XIN ÷ 2	XIN ÷ 2	XIN ÷ 4	XIN ÷ 4	XIN ÷ 8	XIN ÷ 2	XIN
0	Х	Х	Х	2× IREF	tristate	low	low	low	low	low

1. It is expected that the Control Inputs will be defined on power-up and will not change during normal operation.

#### **Table 5: Synthesis Error**

CLOCK	TARGET (MHz)	ACTUAL (MHz)	DEVIATION (ppm)
HOST_P1:2, HOST_N1:2	100.0000	99.9963	-36.657
	133.3333	133.3072	-195.924
MREF_P,	50.0000	49.9982	-36.657
MREF_N	66.6667	66.6536	-195.924
CK66	66.6667	66.6642	-36.657
PCI	33.3333	33.3321	-36.657
CK48 <sup>(1)</sup>	48.000	48.008	+167

 48MHz USB clock is required to be +167ppm off from 48.000MHz to conform to USB standards.

2. Spread spectrum is disabled

## 3.0 HOST Buffer Current Control

The current supplied at the HOST outputs is controlled by two parameters:

- 1) the value of the programming resistor from the IREF pin to ground (VSS), and
- 2) the multiplier factor determined by the logic setting of the ISEL\_0 and ISEL\_1 pins.

#### 3.1 Current Reference

The HOST output current is a mirrored and scaled copy of the reference current flowing through the programming resistor on the IREF pin. Conceptually, the circuit given in Figure 2 shows how the mirror current is generated.

The voltage that appears at the IREF pin is one-third of the voltage at the VDD\_I pin. The reference current is

$$I_{REF} = \frac{\left(\frac{1}{3} \times \text{VDD}\_I\right)}{R_{IREF}}.$$

#### 3.2 Current Scaling


The mirrored reference current can be increased by adding one or more copies of the mirror current together. The additional current is controlled by the logic settings on the ISEL\_0 and ISEL\_1 pins.



#### Table 6: Current Multiplier

ISEL_0	ISEL_1	MULTPLIER
0	0	$I_0 = 5 \times I_{REF}$
0	1	$I_0 = 6 \times I_{REF}$
1	0	$I_0 = 4 \times I_{REF}$
1	1	$I_0 = 7 \times I_{REF}$

#### Figure 2: Current Reference Circuit




#### **Table 7: HOST Current Selection**

PROGRAM RESISTOR R <sub>IREF</sub>	REFERENCE CURRENT I <sub>REF</sub>	CURRENT MULTIPLIER	TRACE IMPEDANCE	OUTPUT VOLTAGE
475Ω (1%)	2.32mA	$I_0 = 5 \times I_{REF}$	60Ω	0.71V
47322 (170)	2.32MA	$I_0 = 3 \times I_{REF}$	50Ω	0.59V
4750 (1%)	2.32mA	$I_0 = 6 \times I_{REF}$	60Ω	0.85V
475Ω (1%)	2.32IIIA	IO - U × IREF	50Ω	0.71V
475Ω (1%)	2.32mA	$I_0 = 4 \times I_{REF}$	60Ω	0.56V
		$I_0 - 4 \times I_{REF}$	50Ω	0.47V
475Ω (1%)	2.32mA	$I_0 = 7 \times I_{REF}$	60Ω	0.99V
47552 (1%)			50Ω	0.82V
221Ω (1%)	۶m	$I_0 = 5 \times I_{REF}$	30Ω	0.75V
22152 (170)	5mA	$I_0 = 3 \times I_{REF}$	25Ω	0.62V
221Ω (1%)	5mA	$I_0 = 6 \times I_{REF}$	30Ω	0.90V
22152 (170)	AIIIC	$I_0 - 0 \times I_{REF}$	25Ω	0.75V
221Ω (1%)	5mA		30Ω	0.60V
22132 (170)	SITA	$I_0 = 4 \times I_{REF}$	25Ω	0.50V
221Ω (1%)	5mA	$I_0 = 7 \times I_{REF}$	30Ω	1.05V
22132 (170)	SIIIA	$10 - 1 \wedge 1REF$	25Ω	0.84V

NOTE: Shaded row indicates the Primary System Configuration

Table 8: HOST Buffer Clock Out	puts
--------------------------------	------

Output	HIGH DRIVE CURRENT (mA) AT PRIMARY SYSTEM CONFIGURATION					
Voltage (V)	MIN.	TYP.	MAX.			
3.30	0.00	0.00	0.00			
3.14	-3.03	-4.22	-5.76			
2.97	-5.66	-7.68	-9.86			
2.81	-7.87	-10.30	-11.85			
2.64	-9.67	-11.91	-12.45			
2.48	-11.05	-12.56	-12.84			
2.31	-11.98	-12.85	-13.16			
2.14	2.14 -12.52 -13.07		-13.45			
1.98	-12.77	-13.26	-13.72			
1.81	-12.91	-13.42	-13.96			
1.65	-12.99	-13.54	-14.17			
1.48	-13.04	-13.64	-14.36			
1.32	-13.07	-13.70	-14.52			
1.15	1.15 -13.08 -13		-14.64			
0.99	99 -13.09 -13.75		-14.71			
0.82	-13.11	-13.76	-14.74			
0.66	-13.12	-13.78	-14.76			
0.49	-13.13	-13.79	-14.78			
0.33	-13.13	-13.80	-14.80			
0.16	-13.14	-13.81	-14.82			
0.00	-13.15	-13.82	-14.83			
-10.10 -10.02 -14.00						



**IS09001** 

# FS6233-01



Motherboard Clock Generator IC

#### September 2000

#### 4.0 Power Management


The PWR\_DWN# signal is an asynchronous, active-low LVTTL input that places the device in a low power inactive state without removing power from the device. All internal clocks are turned off, and all clock outputs are held low.

Since PWR\_DWN# is asynchronous, the signal is synchronized internally to each individual clock. As shown in Figure 3, a falling-rising-falling edge sequence on any individual clock output is required before that clock output is disabled low. This edge sequence ensures that one complete clock cycle will occur before the clock stops.

#### **Table 9: Latency Table**

CIONAL	SIGNAL STATE		LATENCY			
SIGNAL				MIN.	MAX.	
PWR_ DWN#	0	Power OFF	Output:	2 clocks	3 clocks	
			Device:	2× REF clocks	3× REF clocks	
	1	Power ON		3ms	·	

Upon the release of PWR\_DWN# (power-up), external circuitry should allow a minimum of 3ms for the PLL to lock before enabling any clocks.



#### Figure 3: PWR\_DWN# Timing

Shaded regions in the Crystal Oscillator and VCO waveforms indicate that the clock is valid and the Crystal Oscillator and VCO are active.


### 5.0 Dual Function I/O Pins

Several pins on this device serve as dual function input/output pins. During the initial application of VDD to the device, this type of pin functions as an input pin. Upon completion of power-up, the logic state present on the pin is latched internally, and the pin is converted to an output driver.

An external  $10k\Omega$  pull-down resistor to ground is required for a logic low and a  $10k\Omega$  pull-up resistor to the clock output VDD is required for a logic high. The  $10k\Omega$  resistor presents an insignificant load to the output driver that should not affect the output clock.

Note that the latching of the logic state occurs only on the application of the chip supply voltage (VDD). The logic state on the pin is not latched if the PWR\_DWN# signal is used to power-down the device with VDD still applied.

#### Figure 4: I/O Pin Programming





## 6.0 **Electrical Specifications**

#### **Table 10: Absolute Maximum Ratings**

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These conditions represent a stress rating only, and functional operation of the device at these or any other conditions above the operational limits noted in this specification is not implied. Exposure to maximum rating conditions for extended conditions may affect device performance, functionality, and reliability.

PARAMETER	SYMBOL	MIN.	MAX.	UNITS
Supply Voltage (V <sub>SS</sub> = ground)	V <sub>DD</sub>	V <sub>ss</sub> -0.5	7	V
Input Voltage, dc	Vi	V <sub>SS</sub> -0.5	V <sub>DD</sub> +0.5	V
Output Voltage, dc	Vo	V <sub>SS</sub> -0.5	V <sub>DD</sub> +0.5	V
Input Clamp Current, dc ( $V_1 < 0$ or $V_1 > V_{DD}$ )	I <sub>IK</sub>	-50	50	mA
Output Clamp Current, dc ( $V_1 < 0$ or $V_1 > V_{DD}$ )	Ι <sub>οκ</sub>	-50	50	mA
Storage Temperature Range (non-condensing)	Ts	-65	150	°C
Ambient Temperature Range, Under Bias	T <sub>A</sub>	-55	125	°C
Junction Temperature	TJ		125	°C
Lead Temperature (soldering, 10s)			260	°C
Input Static Discharge Voltage Protection (MIL-STD 883E, Method 3015.7)			2	kV



#### **CAUTION: ELECTROSTATIC SENSITIVE DEVICE**

Permanent damage resulting in a loss of functionality or performance may occur if this device is subjected to a high-energy electrostatic discharge.

#### **Table 11: Operating Conditions**

PARAMETER	SYMBOL	SYMBOL CONDITIONS/DESCRIPTION		TYP.	MAX.	UNITS	
		Core (VDD)	3.135	3.3	3.465		
Supply Voltage	V <sub>DD</sub>	Clock Buffers (VDD_48, VDD_66, VDD_H, VDD_M, VDD_P, VDD_R)	3.135	3.3	3.465	V	
Operating Temperature Range	T <sub>A</sub>		0		70	°C	
Crystal Resonator Frequency	f <sub>XTAL</sub>		14.316	14.318	14.32	MHz	
Crystal Resonator Load Capacitance	C <sub>XL</sub>	XIN, XOUT pins	13.5	18	22.5	pF	
		MREF_P, MREF_N	10		30	pF	
	CL	PCI_0:9	10		30		
Load Capacitance		CK66_0:2	10		30		
		CK48_0:1	10		20		
		REF_0:1	10		20	1	
Load Resistance	R∟	HOST_P1 to HOST_P2, HOST_N1 to HOST_N2	20		105	Ω	
Maximum High-Level Output Voltage	V <sub>OH</sub>	HOST_P1 to HOST_P2, HOST_N1 to HOST_N2			1.20	V	



#### **Table 12: DC Electrical Specifications**

Unless otherwise stated, all power supplies =  $3.3V \pm 5\%$ , no load on any output, and ambient temperature range  $T_A = 0^{\circ}C$  to 70°C. Parameters denoted with an asterisk (\*) represent nominal characterization data and are not currently production tested to any specific limits. MIN and MAX characterization data are  $\pm 3\sigma$  from typical. Negative currents indicate current flows out of the device.

PARAMETER	SYMBOL	OL CONDITIONS/DESCRIPTION		TYP.	MAX.	UNITS
Overall					1	<u> </u>
Supply Current, Dynamic, with Loaded Outputs	I <sub>DD</sub>	$f_{\text{HOST}}$ = 133MHz; all supplies = 3.465V, $R_{\text{IREF}}$ = 475 $\Omega,~I_{\text{OH}}$ = 6 $\times$ $I_{\text{REF}}$				mA
Supply Current, Static	I <sub>DDs</sub>	$\label{eq:pwr_DWN} \begin{array}{l} PWR\_DWN\# \mbox{ low, all supplies = 3.465V,} \\ R_{IREF} \mbox{=} 475\Omega,  I_{OH} \mbox{=} 6\times  I_{REF} \end{array}$				μA
Digital Inputs (PWR_DWN#, SEL133/100#	#, SS_EN#)					
High-Level Input Voltage	V <sub>IH</sub>		2.0		V <sub>DD</sub> +0.3	V
Low-Level Input Voltage	VIL		V <sub>SS</sub> -0.3		0.8	V
Input Leakage Current	l⊫		-5		+5	μA
Crystal Oscillator Feedback (XIN)						
Threshold Bias Voltage	V <sub>TH</sub>			1.5		V
High-Level Input Current	I <sub>IH</sub>	V <sub>IH</sub> = 3.3V		32		μA
Low-Level Input Current	IIL	V <sub>IL</sub> = 0V		-32		μA
Crystal Loading Capacitance *	C <sub>L(xtal)</sub>	As seen by an external crystal connected to XIN and XOUT	13.5	18	22.5	pF
Input Loading Capacitance *	C <sub>L(XIN)</sub>	As seen by an external clock driver on XOUT; XIN unconnected		36		pF
Crystal Oscillator Drive (XOUT)						
High Level Output Source Current	I <sub>OH</sub>	$V_{1 (XIN)} = 3.3V, V_{O} = 0V$		-8.0		mA
Low Level Output Sink Current	I <sub>OL</sub>	$V_{1 (XIN)} = 0V, V_{0} = 3.3V$		8.7		mA
Current Reference (IREF)						
Bias Voltage	V <sub>OH</sub>	no load		1.1		V
Short Circuit Output Source Current	I <sub>ОН</sub>	V <sub>o</sub> = 0V				mA
MREF_P, MREF_N, CK66_0:2, PCI_0:9 C	lock Outputs	(Туре 5)				
Ligh Lougl Output Course Oursent	I <sub>OH min</sub>	VDD_M, VDD_66, VDD_P = 3.135V, V <sub>o</sub> = 1.0V	-33			mA
High Level Output Source Current	I <sub>OH max</sub>	VDD_M, VDD_66, VDD_P = 3.465V, V <sub>o</sub> = 3.135V			-33	IIIA
Low Lovel Output Sink Current	I <sub>OL min</sub>	VDD_M, VDD_66, VDD_P = 3.135V, V <sub>o</sub> = 1.95V	30			mA
Low Level Output Sink Current	I <sub>OL max</sub>	VDD_M, VDD_66, VDD_P = 3.465V, V <sub>o</sub> = 0.4V			38	mA
Output Impedance	Z <sub>OL</sub>	Measured at 1.65V, output driving low	12		55	Ω
	Z <sub>OH</sub>	Measured at 1.65V, output driving high	12		55	52
Tristate Output Current	I <sub>OZ</sub>		-10		10	μA
Short Circuit Output Source Current	I <sub>OSH</sub>	$V_{\rm O}$ = 0V; shorted for 30s, max.		-51		mA
Short Circuit Output Sink Current	I <sub>OSL</sub>	$V_0$ = 3.3V; shorted for 30s, max.		62		mA




#### Table 13: DC Electrical Specifications, continued


Unless otherwise stated, all power supplies =  $3.3V \pm 5\%$ , no load on any output, and ambient temperature range  $T_A = 0^{\circ}C$  to 70°C. Parameters denoted with an asterisk (\*) represent nominal characterization data and are not currently production tested to any specific limits. MIN and MAX characterization data are  $\pm 3\sigma$  from typical. Negative currents indicate current flows out of the device.

PARAMETER		SYMBOL	CONDITIONS/DESCRIPTION	MIN.	TYP.	MAX.	UNITS
HOST_P1:2, HOST_N1:2 Clock Output	its (1	Type X1)					
Crossover Voltage		Vx	$ \begin{array}{l} R_{S} = 33.2\Omega, \ R_{P} = 49.9\Omega, \\ R_{IREF} = 475\Omega, \ I_{OH} = 6 \times I_{REF} \end{array} $	45		55	%V <sub>он</sub>
Link Lough Output Courses Current			$V_{O}$ = 0.65V, $R_{IREF}$ = 475 $\Omega$ , $I_{OH}$ = 6 $\times$ $I_{REF}$	12.9			
High-Level Output Source Current		I <sub>OH</sub>	$V_{\text{O}}$ = 0.74V, $R_{\text{IREF}}$ = 475 $\Omega$ , $I_{\text{OH}}$ = 6 × $I_{\text{REF}}$			14.9	mA
Output Course Current Toleronee			$V_{DD}$ = 3.3V, over settings in Table 7	-7		+7	0/1
Output Source Current Tolerance		$\Delta I_{OH}$	VDD_I = 3.3V±5%, over settings in Table 7	-12		+12	%I <sub>ОН</sub>
Output Impedance		Z <sub>OH</sub>	$      \Delta V_{O} / \Delta I_{O}, \text{ where } V_{O1} = 1.0V, V_{O2} = V_{SS}, $ $      R_{IREF} = 475 \Omega, I_{OH} = 6 \times I_{REF} $	3000			Ω
Tristate Output Current		I <sub>oz</sub>		-10		10	μA
REF_0 / ISEL_0, REF_1 / ISEL_1 Cloc CK48_0 / SEL_A, CK48_1 / SEL_B Clo							
High-Level Input Voltage		V <sub>IH</sub>		2.0		V <sub>DD</sub> +0.3	V
Low-Level Input Voltage	n	VIL		V <sub>SS</sub> -0.3		0.8	V
High-Level Input Current	Input	I <sub>IH</sub>				5	μA
Low-Level Input Current (pull-up)		IIL	V <sub>IL</sub> = 0.4V		-9		μA
High Level Output Source Current		I <sub>ОН</sub>	VDD_R, VDD_48 = 3.465V, V <sub>0</sub> = 2.4V		-32		mA
Low Level Output Sink Current		I <sub>OL</sub>	VDD_R, VDD_48 = 3.465V, V <sub>o</sub> = 0.4V		13		mA
Output Impedance		Z <sub>OL</sub>	Measured at 1.65V, output driving low	20		60	Ω
Output impedance	Output	Z <sub>OH</sub>	Measured at 1.65V, output driving high	20		60	52
Tristate Output Current	Lt	l <sub>oz</sub>		-10		10	μA
Short Circuit Output Source Current	]	I <sub>OSH</sub>	$V_{\rm O}$ = 0V; shorted for 30s, max.		-41		mA
Short Circuit Output Sink Current	1	I <sub>OSL</sub>	$V_{\rm O}$ = 3.3V; shorted for 30s, max.		40		mA


#### Figure 5: DC Measurement Points




### Figure 6: Timing Diagram



### Figure 7: HOST Clock Measurement Point F



## Figure 8: HOST Clock Test Point



## ISC9001



#### **Table 14: AC Timing Specifications**

Unless otherwise stated, all power supplies = 3.3V, no load on any output, and ambient temperature  $T_A = 25^{\circ}C$ . Parameters denoted with an asterisk (\*) represent nominal characterization data and are not currently production tested to any specific limits. MIN and MAX characterization data are  $\pm 3\sigma$  from typical. Spread spectrum modulation is disabled except for Rise/Fall time measurements.

PARAMETER	SYMBOL	CONDITIONS/DESCRIPTION		TYP.	MAX.	UNITS
Overall						
Spread Spectrum Modulation Frequency *	f <sub>m</sub>	SS_EN# low			31.5	kHz
Spread Spectrum Modulation Index *	δ <sub>m</sub>	SS_EN# low			-0.5	%
Clock Offset	t <sub>pd</sub>	CK66 leads @ 1.5V, $C_L$ =30pF to PCI @ 1.5V, $C_L$ = 30pF (measured on rising edges)	1.5		3.5	ns
Output Tristate Enable Delay *	$t_{DZL,} t_{DZH}$	SEL_A:B = 00, SEL133/100# = 0	1.0		10	ns
Output Tristate Disable Delay *	$t_{\text{DLZ},} t_{\text{DHZ}}$	SEL_A:B = 11, SEL133/100# = 0	1.0		10	ns
Power-up PLL Lock Time	t∟	via PWR_DWN#			3.0	ms
HOST_P1:2, HOST_N1:2 Clock Ou	utputs					
Clock Skew *	t <sub>sk(o)</sub>	HOST pair to HOST pair @ $V_{X}$ R <sub>IREF</sub> = 475 $\Omega$ , I <sub>OH</sub> = 6 × I <sub>REF</sub> , R <sub>S</sub> = 33.2 $\Omega$ , R <sub>P</sub> = 49.9 $\Omega$			150	ps
Duty Cycle *	d <sub>t</sub>	Ratio of high pulse width to one clock period at $V_{X_i}$ R <sub>IREF</sub> = 475 $\Omega$ , I <sub>OH</sub> = 6× I <sub>REF</sub> , R <sub>S</sub> =33.2 $\Omega$ , R <sub>P</sub> =49.9 $\Omega$	45		55	%
Jitter, Period (peak-peak) *	t <sub>j(ΔP)</sub>	Rising edge to rising edge at $V_X$ , $R_{IREF}$ = 475 $\Omega$ , $I_{OH}$ = 6 × $I_{REF}$ $R_S$ = 33.2 $\Omega$ , $R_P$ = 49.9 $\Omega$	= 475Ω		200	ps
Rise Time *	tr		1/5		450	ps
Rise/Fall Time Matching*					20	%
MREF_P, MREF_N Clock Outputs					L	
Duty Cycle *	d <sub>t</sub>	Ratio of high pulse width to one clock period, measured at 1.5V45			55	%
Jitter, Period (peak-peak) *	t <sub>j(∆P)</sub>	From rising edge to rising edge at 1.5V, CL=30pF			250	ps
Diao Timo *	t <sub>r min</sub>	Measured @ 0.4V - 2.4V; CL=10pF	0.4			
Rise Time *	t <sub>r max</sub>	Measured @ 0.4V - 2.4V; CL=30pF			1.6	ns
Fall Time *	t <sub>f min</sub>	Measured @ 2.4V - 0.4V; CL=10pF	0.4			
	t <sub>f max</sub>	Measured @ 2.4V - 0.4V; C <sub>L</sub> =30pF			1.6	ns



#### Table 15: AC Timing Specifications, continued

Unless otherwise stated, all power supplies = 3.3V, no load on any output, and ambient temperature  $T_A = 25^{\circ}$ C. Parameters denoted with an asterisk (\*) represent nominal characterization data and are not currently production tested to any specific limits. MIN and MAX characterization data are  $\pm 3\sigma$  from typical. Spread spectrum modulation is disabled except for Rise/Fall time measurements.

PARAMETER	SYMBOL	SYMBOL CONDITIONS/DESCRIPTION		TYP.	MAX.	UNITS
PCI_0:9 Clock Outputs						
Duty Cycle *	d <sub>t</sub>	Ratio of high pulse width to one clock period, measured at 1.5V	45		55	%
Clock Skew *	t <sub>sk(o)</sub>	One clock output relative to another at 1.5V			500	ps
Jitter, Period (peak-peak) *	t <sub>j(∆P)</sub>	From rising edge to rising edge at 1.5V, $C_L$ = 30pF			500	ps
	t <sub>r min</sub>	Measured at $0.4V - 2.4V$ ; C <sub>L</sub> = 10pF	0.5			
Rise Time *	t <sub>r max</sub>	Measured at $0.4V - 2.4V$ ; C <sub>L</sub> = 30pF			2.0	ns
	t <sub>f min</sub>	Measured at 2.4V – 0.4V; $C_L$ = 10pF	0.5			
Fall Time *	t <sub>f max</sub>	Measured at $2.4V - 0.4V$ ; C <sub>L</sub> = 30pF			2.0	ns
CK66_0:2 Clock Outputs	I				1	1
Duty Cycle *	dt	Ratio of high pulse width to one clock period, measured at 1.5V	45		55	%
Clock Skew *	t <sub>sk(o)</sub>	One clock output relative to another at 1.5V			250	ps
Jitter, Period (peak-peak) *	t <sub>j(∆P)</sub>	From rising edge to rising edge at 1.5V, $C_L$ = 30pF			300	ps
Rise Time *	t <sub>r min</sub>	Measured at $0.4V - 2.4V$ ; C <sub>L</sub> = 10pF	0.5			
	t <sub>r max</sub>	Measured at $0.4V - 2.4V$ ; C <sub>L</sub> = 30pF			2.0	ns
	t <sub>f min</sub>	Measured at $2.4V - 0.4V$ ; C <sub>L</sub> = 10pF	0.5			
Fall Time *		Measured at $2.4V - 0.4V$ ; C <sub>L</sub> = 30pF			2.0	ns
REF_0:1 Clock Outputs	I					
Duty Cycle *	d <sub>t</sub>	Ratio of high pulse width to one clock period, measured at 1.5V	45		55	%
Jitter, Period (peak-peak) *	t <sub>j(∆P)</sub>	From rising edge to rising edge at 1.5V, $C_L = 20pF$			1000	ps
	t <sub>r min</sub>	Measured at $0.4V - 2.4V$ ; C <sub>L</sub> = 10pF	1.0			
Rise Time *	t <sub>r max</sub>	Measured at $0.4V - 2.4V$ ; C <sub>L</sub> = 20pF			4.0	ns
Fall Time *	t <sub>f min</sub>	Measured at $2.4V - 0.4V$ ; C <sub>L</sub> = 10pF	1.0			
Fail Time	t <sub>f max</sub>	Measured at 2.4V – 0.4V; $C_L$ = 20pF			4.0	ns
CK48_0:1 Clock Outputs	I					
Duty Cycle *	dt	Ratio of high pulse width to one clock period, measured at 1.5V 45		55	%	
Jitter, Period (peak-peak) *	t <sub>j(AP)</sub>	From rising edge to rising edge at 1.5V, $C_L = 20pF$			350	ps
Diae Time *	t <sub>r min</sub>	Measured at 0.4V – 2.4V; C <sub>L</sub> = 10pF	1.0			
Rise Time *	t <sub>r max</sub>	Measured at $0.4V - 2.4V$ ; C <sub>L</sub> = 20pF			4.0	ns
Foll Time *	t <sub>f min</sub>	Measured at 2.4V – 0.4V; $C_L$ = 10pF	1.0			
Fall Time *	t <sub>f max</sub>	Measured at 2.4V – 0.4V; $C_L$ = 20pF			4.0	1.0 ns




## FS6233-01 Motherboard Clock Generator IC

#### September 2000


#### Table 16: MCLK\_P, MCLK\_N, PCI\_0:9, CK66\_0:2 Clock Outputs

Voltage	High D	rive Curre	ent (mA)	Voltage	Low Dr	rive Curre	nt (mA)
(V)	MIN.	TYP.	MAX.	(V)	MIN.	TYP.	MAX.
0	0	0	0	0	-49	-83	-132
0.2	11	17	24	0.2	-48	-83	-131
0.4	21	32	45	0.4	-48	-82	-130
0.6	30	45	64	0.6	-47	-81	-129
0.8	37	56	79	0.8	-47	-80	-127
1.0	43	65	92	1.0	-46	-79	-126
1.2	47	73	103	1.2	-46	-78	-124
1.4	50	78	112	1.4	-45	-76	-121
1.6	53	82	117	1.6	-43	-74	-117
1.8	54	84	120	1.8	-41	-70	-112
2.0	55	85	121	2.0	-37	-65	-105
2.2	55	85	122	2.2	-33	-59	-97
2.4	55	86	123	2.4	-28	-52	-87
2.6	56	86	123	2.6	-22	-43	-74
2.8	56	86	124	2.8	-14	-32	-60
3.0	56	87	124	3.0	-6	-20	-45
3.2		87	124	3.2		-7	-27
3.4			125	3.4			-7




### Table 17: REF\_0:1, CK48\_0:1 Clock Outputs

	nt (mA)	ive Curre	Low Dr	Voltage	nt (mA)	rive Curre	High D	Voltage
	MAX.	TYP.	MIN.	(V)	MAX.	TYP.	MIN.	(V)
	-102	-64	-38	0	0	0	0	0
	-101	-64	-37	0.2	18	13	8	0.2
	-100	-63	-37	0.4	33	24	15	0.4
िर्व	-99	-63	-37	0.6	47	33	22	0.6
Ē	-98	-62	-36	0.8	58	41	27	0.8
ent	-97	-61	-36	1.0	68	48	31	1.0
Output Current (mA)	-95	-60	-35	1.2	76	53	35	1.2
t l	-93	-59	-34	1.4	82	57	37	1.4
nt b	-90	-57	-33	1.6	86	60	39	1.6
Ō	-87	-54	-31	1.8	88	61	39	1.8
	-81	-50	-29	2.0	89	62	40	2.0
	-75	-46	-25	2.2	90	63	40	2.2
	-67	-40	-21	2.4	90	63	41	2.4
	-57	-33	-17	2.6	90	63	41	2.6
	-47	-25	-11	2.8	91	63	41	2.8
	-34	-16	-5	3.0	91	64	41	3.0
Data	-21	-6		3.2	91	64		3.2
Dat	-5			3.4	91			3.4






## 7.0 Package Information



#### Table 18: 48-pin SSOP (0.300") Package Dimensions




#### Table 19: 48-pin SSOP (0.300") Package Characteristics

PARAMETER	SYMBOL	CONDITIONS/DESCRIPTION	TYP.	UNITS
Thermal Impedance, Junction to Free-Air	$\Theta_{JA}$	Air flow = 0 m/s	93	°C/W
Lead Inductance, Self	L <sub>11</sub>	Longest lead	5.5	nH
Land Industance Mutual	L <sub>12</sub>	Longest lead to any 1 <sup>st</sup> adjacent lead	3.0	nH
Lead Inductance, Mutual	L <sub>13</sub>	Longest lead to any 2 <sup>nd</sup> adjacent lead	2.1	
Lead Capacitance, Bulk	C <sub>11</sub>	Longest lead to V <sub>SS</sub>	0.94	pF
Lead Capacitance, Mutual	C <sub>12</sub>	Longest lead to any 1 <sup>st</sup> adjacent lead	0.46	۳Ľ
	C <sub>13</sub>	Longest lead to any 2 <sup>nd</sup> adjacent lead	0.05	pF



#### Table 20: 48-pin TSSOP (6.1mm) Package Dimensions



#### Table 21: 48-pin TSSOP (6.1mm) Package Characteristics

PARAMETER SYMBOL		CONDITIONS/DESCRIPTION	TYP.	UNITS
Thermal Impedance, Junction to Free-Air	$\Theta_{JA}$	Air flow = 0 m/s	89	°C/W
Lead Inductance, Self	L <sub>11</sub>	Longest lead	3.50	nH
Land Industry on Mature	L <sub>12</sub>	Longest lead to any 1 <sup>st</sup> adjacent lead	1.82	nH
Lead Inductance, Mutual	L <sub>13</sub>	Longest lead to any 2 <sup>nd</sup> adjacent lead	1.17	
Lead Capacitance, Bulk	C <sub>11</sub>	Longest lead to V <sub>ss</sub>	0.63	pF
Lead Capacitance, Mutual	C <sub>12</sub>	Longest lead to any 1 <sup>st</sup> adjacent lead	0.30	pF
	C <sub>13</sub>	Longest lead to any 2 <sup>nd</sup> adjacent lead	0.03	μr



### 8.0 Ordering Information

#### Table 22: Device Ordering Codes

DEVICE NUMBER	ORDERING CODE	PACKAGE TYPE	OPERATING TEMPERATURE RANGE	SHIPPING CONFIGURATION
	11995-202			Tape and Reel
500000 07	11995-212	48-pin (0.300") SSOP	$0^{\circ}$ C to $70^{\circ}$ C (Commonial)	Tubes
FS6233-01	11995-203		0° C to 70° C (Commercial)	Tape and Reel
-	11995-213	48-pin (6.1mm) TSSOP		Tubes

#### Copyright © 2000 American Microsystems, Inc.

Devices sold by AMI are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. AMI makes no warranty, express, statutory implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. AMI makes no warranty of merchantability or fitness for any purposes. AMI reserves the right to discontinue production and change specifications and prices at any time and without notice. AMI's products are intended for use in commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment, are specifically not recommended without additional processing by AMI for such applications.

American Microsystems, Inc., 2300 Buckskin Rd., Pocatello, ID 83201, (208) 233-4690, FAX (208) 234-6796, WWW Address: <u>http://www.amis.com</u> E-mail: <u>tgp@amis.com</u>