DZ PACKAGE

SMKS892C - AUGUST 1996 - REVISED SEPTEMBER 1997

DGE PACKAGE

This data sheet is applicable to TMS418169A and TMS428169A symbolized by Revision "E", and subsequent revisions as described in the device symbolization section.

- Organization . . . 1048576 by 16 Bits
- Single 5-V Power Supply for TMS418169A (± 10% Tolerance)
- Single 3.3-V Power Supply for TMS428169A (± 0.3 V Tolerance)
- 1024-Cycle Refresh in 16 ms
- Performance Ranges:

	ACCESS	ACCESS	ACCESS	READ OR
	TIME	TIME	TIME	EDO
	tRAC	tCAC	tAA	CYCLE
	MAX	MAX	MAX	MIN
'418169A-50	50 ns	13 ns	25 ns	20 ns
'418169A-60	60 ns	15 ns	30 ns	25 ns
'418169A-70	70 ns	18 ns	35 ns	30 ns
'428169A-60	60 ns	15 ns	30 ns	25 ns
'428169A-70	70 ns	18 ns	35 ns	30 ns

- Extended-Data-Out (EDO) Operation
- xCAS-Before-RAS (xCBR) Refresh
- 3-State Unlatched Output
- Low Power Dissipation
- High-Reliability Plastic 42-Lead
 400-Mil-Wide Surface-Mount Small-Outline
 J-Lead (SOJ) Package (DZ Suffix) and
 44/50-Lead Surface-Mount Thin
 Small-Outline Package (TSOP) (DGE Suffix)
- Ambient Temperature Range 0°C to 70°C

((TOP VI	IEW)	(TOP VIEW)					
Vcc [DQ0 [DQ1 [DQ2 [DQ3 [Vcc [DQ4 [DQ5 [DQ6 [DQ7 [NC [W [RAS [1 2 3 4 5 6 7 8 9 10 11 12 13 14	42 V _{SS} 41 DQ15 40 DQ14 39 DQ13 38 DQ12 37 V _{SS} 36 DQ11 35 DQ10 34 DQ9 33 DQ8 32 DQ8 32 NC 31 LCAS 30 UCAS 29 OE	Vcc [DQ0 [DQ1 [DQ2 [DQ3 [Vcc [DQ4 [DQ5 [DQ6 [DQ7 [NC [1 ° 2 3 4 5 6 7 8 9 10 11	50 Vss 49 DQ15 48 DQ14 47 DQ13 46 DQ12 45 Vss 44 DQ11 43 DQ10 42 DQ9 41 DQ8 40 NC			
NC [NC] A0 [A1 [A2 [A3 [V _{CC}]	15 16 17 18 19 20 21	28	NC NC W RAS NC AO A1 A2 Vcc	15 16 17 18 19 20 21 22 23 24 25	36 NC 35 LCAS 34 UCAS 33 OE 32 A9 31 A8 30 A7 29 A6 28 A5 27 A4 26 V _S S			

description

The TMS418169A and TMS428169A are 16777216-bit dynamic random-access memory (DRAM) devices organized as 1048576 words of 16 bits each. They employ state-of-the-art technology for high performance, reliability, and low power at low cost.

The TMS418169A features maximum RAS access times of 50-, 60-, and 70 ns, and the TMS428169A features maximum RAS access

	PIN NOMENCLATURE
A[0:9] DQ[0:15] LCAS UCAS NC OE RAS	Address Inputs Data In/Data Out Lower Column-Address Strobe Upper Column-Address Strobe No Internal Connection Output Enable Row-Address Strobe
VCC VSS W	5-V or 3.3-V Supply Ground Write Enable

times of 60- and 70 ns. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.


The TMS418169A is offered in a 42-lead plastic surface-mount SOJ package (DZ suffix). The TMS428169A is offered in a 44/50-lead plastic surface-mount TSOP (DGE suffix). These packages are designed for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




logic symbol (TMS418169A and TMS428169A)†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The pin numbers shown correspond to the DZ package.



functional block diagram (TMS418169A and TMS428169A)



operation

dual xCAS

Two $\overline{\text{xCAS}}$ pins ($\overline{\text{LCAS}}$ and $\overline{\text{UCAS}}$) are provided to give independent control of the 16 data I/O pins (DQ0-DQ15), with $\overline{\text{LCAS}}$ corresponding to DQ0-DQ7 and $\overline{\text{UCAS}}$ corresponding to DQ8-DQ15. Each $\overline{\text{xCAS}}$ going low enables its corresponding DQx pins.

In write cycles, data-in setup and hold times (t_{DS} and t_{DH}) and write-command setup and hold times (t_{WCS} , t_{CWL} , and t_{WCH}) must be satisfied for each individual xCAS to ensure writing into the storage cells of the corresponding DQ pins.

Different modes of operation for upper and lower bytes in one cycle are not allowed, such as the example in Figure 1.




Figure 1. Illegal Dual-xCAS Operation



SMKS892C - AUGUST 1996 - REVISED SEPTEMBER 1997

extended data out

Extended data out (EDO) allows for data output rates of up to 50 MHz for 50-ns devices. When keeping the same row address while selecting random column addresses, the time for row-address setup-and-hold and address multiplexing is eliminated. The maximum number of columns that can be accessed is determined by t_{RASP} , the maximum \overline{RAS} low time.

EDO does not enter the DQs into the high-impedance state with the rising edge of \overline{xCAS} . The output remains valid for the system to latch the data. After \overline{xCAS} goes high, the DRAM decodes the next address. \overline{OE} and \overline{W} can be used to control the output impedance. Descriptions of \overline{OE} and \overline{W} further explain the benefit of EDO operation.

address: A0-A9

Twenty address bits are required to decode each of the 1048576 storage cell locations. Ten row-address bits are set up on A0-A9 and latched on the chip by \overline{RAS} . Ten column-address bits are set up on A0-A9 and latched on the chip by the first \overline{xCAS} . All addresses must be stable on or before the falling edge of \overline{RAS} and \overline{xCAS} . \overline{RAS} is similar to a chip-enable in that it activates the sense amplifiers as well as the row decoder. \overline{xCAS} is used as a chip-select, activating its corresponding output buffer and latching the address bits into the column-address buffers.

The column address is latched on the first \overline{xCAS} falling edge with $\overline{address}$ setup and hold parameters referenced to that edge. In order to latch in a new column address, both \overline{xCAS} pins must be brought high. The column-precharge time (see parameter t_{CP}) is measured from the last \overline{xCAS} rising edge to the first \overline{xCAS} falling edge of the new cycle. Keeping a column address valid while toggling \overline{xCAS} requires a minimum setup time, t_{CLCH} . During t_{CLCH} , at least one \overline{xCAS} must be brought low before the other \overline{xCAS} is taken high.

write enable (W)

The read- or write mode is selected through \overline{W} . A logic high on \overline{W} selects the read mode and a logic low selects the write mode. The data input is disabled when the read mode is selected. When \overline{W} goes low prior to \overline{xCAS} (early write), data out remains in the high-impedance state for the entire cycle, permitting a write operation independent of the state of \overline{OE} . This permits early-write operations to be completed with \overline{OE} grounded. If \overline{W} goes low in an EDO-read cycle, the DQ pins go into the high-impedance state as long as \overline{xCAS} is high (see Figure 9).

data in (DQ0-DQ15)

Data is written during a write- or read-modify-write cycle. Depending on the mode of operation, the falling edge of \overline{xCAS} or \overline{W} strobes data into the on-chip data latch. In an early-write cycle, \overline{W} is brought low prior to an \overline{xCAS} falling edge, and data is strobed into the on-chip data latch for the corresponding DQ pins with setup-and-hold times referenced to this \overline{xCAS} signal.

In a delayed-write- or read-modify-write cycle, $\overline{\text{xCAS}}$ is already low and data is strobed in by $\overline{\text{W}}$ with setup-and-hold times referenced to this signal. Also, $\overline{\text{OE}}$ must be high to bring the output buffers to the high-impedance state prior to impressing data on the I/O lines (see parameter to ED).

data out (DQ0-DQ15)

Data out is the same polarity as data in. The output is in the high-impedance (floating) state until \overline{xCAS} and \overline{OE} are brought low. In a read cycle, the output becomes valid after the access-time interval t_{CAC} (which begins with the negative transition of \overline{xCAS}) as long as $\underline{t_{RAC}}$ and $\underline{t_{AA}}$ are satisfied. The delay time from \overline{xCAS} low to valid data out is measured from each individual \overline{xCAS} to its corresponding DQx pin.



SMKS892C - AUGUST 1996 - REVISED SEPTEMBER 1997

output enable (OE)

 $\overline{\text{OE}}$ controls the impedance of the output buffers. While $\overline{\text{xCAS}}$ and $\overline{\text{RAS}}$ are low and $\overline{\text{W}}$ is high, $\overline{\text{OE}}$ can be brought low or high and the DQs transition between valid data and high impedance. There are two methods of placing the DQs into the high-impedance state and keeping them in that state during $\overline{\text{xCAS}}$ high time by using $\overline{\text{OE}}$. The first method is to transition $\overline{\text{OE}}$ high before $\overline{\text{xCAS}}$ transitions high and to keep $\overline{\text{OE}}$ high for t_{CHO} past the $\overline{\text{xCAS}}$ transition. This disables the DQs and they remain in the high-impedance state, regardless of $\overline{\text{OE}}$, until $\overline{\text{xCAS}}$ falls again (see Figure 8). The second method is to have $\overline{\text{OE}}$ low as $\overline{\text{xCAS}}$ transitions high. Then $\overline{\text{OE}}$ can pulse high for a minimum of t_{OEP} anytime during $\overline{\text{xCAS}}$ high time, disabling the DQs regardless of further transitions on $\overline{\text{OE}}$ until $\overline{\text{xCAS}}$ falls again (see Figure 8).

RAS-only refresh

A refresh operation must be performed at least once every 16 ms to retain data. This is achieved by strobing each of the 1024 rows (A0-A9). A normal read or write cycle refreshes all bits in each row that is selected. A \overline{RAS} -only operation can be used by holding both \overline{xCAS} pins at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a \overline{RAS} -only refresh.

hidden refresh

 $\overline{\text{Hidden}}$ refresh can be performed while maintaining valid data at the output pins. This is accomplished by holding xCAS at V_{IL} after a read operation and cycling RAS after a specified precharge period, similar to a RAS-only refresh cycle. The external address is ignored and the refresh address is generated internally.

xCAS-before-RAS (xCBR) refresh

xCBR refresh is achieved by bringing at least one \overline{xCAS} low earlier than \overline{RAS} (see parameter t_{CSR}) and holding it low after \overline{RAS} falls (see parameter t_{CHR}). For successive xCBR refresh cycles, \overline{xCAS} can remain low while cycling \overline{RAS} . The external address is ignored and the refresh address is generated internally.

power-up

To achieve proper device operation, an initial pause of 200 μ s, followed by a minimum of eight initialization cycles, is required after power up to the full V_{CC} level. These eight initialization cycles must include at least one refresh (RAS-only or xCBR) cycle.



SMKS892C - AUGUST 1996 - REVISED SEPTEMBER 1997

absolute maximum ratings over ambient temperature range (unless otherwise noted)

Supply voltage range, V _{CC} :	TMS418169A	– 1 V to 7 V
	TMS428169A	– 0.5 V to 4.6 V
Voltage range on any pin (see Note 1):	TMS418169A	– 1 V to 7 V
	TMS428169A	– 0.5 V to 4.6 V
Short-circuit output current		50 mA
Power dissipation		1 W
Ambient temperature range, T _A		0°C to 70°C
Storage temperature range, T _{stg}		– 55°C to 125°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		'418169A				Α	UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	ONIT
VCC	Supply voltage	4.5	5	5.5	3	3.3	3.6	V
VSS	Supply voltage		0			0		V
VIH	High-level input voltage	2.4		6.5	2		V _{CC} + 0.3	V
V _{IL}	Low-level input voltage (see Note 2)	- 1		0.8	- 0.3		0.8	V
TA	Ambient temperature	0		70	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

NOTE 1: All voltage values are with respect to VSS.

TMS418169A

electrical characteristics over recommended ranges of supply voltage and ambient temperature (unless otherwise noted)

	DADAMETED		'418169A	-50	'418169	9A-60	'418169A-70		UNIT
	PARAMETER	TEST CONDITIONS [†]	MIN I	MAX	MIN	MAX	MIN	MAX	UNII
Vон	High-level output voltage	I _{OH} = – 5 mA	2.4		2.4		2.4		V
VOL	Low-level output voltage	I _{OL} = 4.2 mA		0.4		0.4		0.4	V
IĮ	Input current (leakage)	V_{CC} = 5.5 V, V_{I} = 0 V to 6.5 V, All others = 0 V to V_{CC}		± 10		± 10		± 10	μΑ
IO	Output current (leakage)	$\frac{\text{V}_{CC}}{\text{x}_{CAS}} = 5.5 \text{ V},$ $\text{V}_{O} = 0 \text{ V} \text{ to V}_{CC},$		± 10		± 10		± 10	μΑ
ICC1 ^{‡§}	Average read- or write-cycle current	V _{CC} = 5.5 V, Minimum cycle		180		160		150	mA
	Average standby current	V _{IH} = 2.4 V (TTL), After one memory cycle, RAS and xCAS high		2		2		2	mA
ICC2		V _{IH} = V _{CC} - 0.2 V (CMOS), After one memory cycle, RAS and xCAS high		1		1		1	mA
I _{CC3} §	Average refresh current (RAS-only refresh or xCBR)	V _{CC} = 5.5 V, Minimum cycle, RAS cycling, xCAS high (RAS only), xCAS before RAS (xCBR)		180		160		150	mA
ICC4 ^{‡¶}	Average EDO current	$\frac{\text{V}_{CC}}{\text{RAS}} = 5.5 \text{ V}, \qquad \frac{\text{t}_{HPC}}{\text{x}_{CAS}} = \text{MIN},$		140		110		100	mA

[†] For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

[‡] Measured with outputs open

[§] Measured with a maximum of one address change while RAS = V_{IL}

[¶] Measured with a maximum of one address change during each EDO cycle, tHPC

SMKS892C - AUGUST 1996 - REVISED SEPTEMBER 1997

TMS428169A

electrical characteristics over recommended ranges of supply voltage and ambient conditions (unless otherwise noted)

PARAMETER				'428169	A-60	'428169	A-70	
	PARAMETER	TEST CONDI	TIONST	MIN	MAX	MIN	MAX	UNIT
\/o	High-level output	I _{OH} = -2 mA	LVTTL	2.4		2.4		V
VOH	voltage	I _{OH} = - 100 μA	LVCMOS	V _{CC} -0.2		V _{CC} -0.2		V
V/0:	Low-level output voltage	$I_{OL} = 2 \text{ mA}$	LVTTL		0.4		0.4	V
VOL	Low-level output voltage	I _{OL} = 100 μA	LVCMOS		0.2		0.2	V
lį	Input current (leakage)	$V_{CC} = 3.6 \text{ V}, V_{I} = \text{All others} = 0 \text{ V to } V_{CC}$	$V_{CC} = 3.6 \text{ V}, \qquad V_{I} = 0 \text{ V to } 3.9 \text{ V},$ All others = 0 V to V_{CC}				± 10	μΑ
IO	Output current (leakage)	$\frac{\text{VCC}}{\text{xCAS}} = 3.6 \text{ V}, \qquad \text{VO} = \frac{1}{2}$	$\frac{V_{CC}}{x_{CAS}} = 3.6 \text{ V}, \qquad V_{O} = 0 \text{ V to V}_{CC},$				± 10	μΑ
I _{CC1} ‡§	Average read- or write-cycle current	V _{CC} = 3.6 V, Mini	V _{CC} = 3.6 V, Minimum cycle				140	mA
1	Average standby current	V _{IH} = 2 V (LVTTL), After one memory cycle RAS and xCAS high		2		2	mA	
ICC2		V _{IH} = V _{CC} - 0.2 V (LVCMOS), After one memory cycle, RAS and xCAS high			1		1	mA
ICC3§	Average refresh current (RAS-only refresh or xCBR)	$\frac{V_{CC}}{RAS} = 3.6 \text{ V}, \qquad \text{Mini}$ $\frac{RAS}{xCAS} \text{ high (RAS-only r)}$		150		140	mA	
I _{CC4} ‡¶	Average EDO current		$V_{CC} = 3.6 \text{ V}, \qquad t_{HPC} = \text{MIN},$				100	mA

[†] For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

[‡] Measured with outputs open

[§] Measured with a maximum of one address change while RAS = V_{IL}
¶ Measured with a maximum of one address change during each EDO cycle, t_{HPC}

capacitance over recommended ranges of supply voltage and ambient temperature, f = 1 MHz (see Note 3)

	PARAMETER	MIN	MAX	UNIT
C _{i(A)}	Input capacitance, A0-A9		5	pF
C _{i(OE)}	Input capacitance, OE		7	pF
C _{i(RC)}	Input capacitance, xCAS and RAS		7	pF
C _{i(W)}	Input capacitance, W		7	pF
CO	Output capacitance [†]		7	pF

 $[\]frac{1}{\text{xCAS}}$ and $\frac{1}{\text{OE}} = V_{\text{IH}}$ to disable outputs

NOTE 3: $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ or 3.3 V $\pm 0.3 \text{ V}$, and the bias on pins under test is 0 V.

switching characteristics over recommended ranges of supply voltage and ambient temperature (see Note 4)

	PARAMETER		'418169A-50		'418169A-60 '428169A-60		'418169A-70 '428169A-70	
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{AA}	Access time from column address (see Note 5)		25		30		35	ns
^t CAC	Access time from xCAS (see Note 5)		13		15		18	ns
tCPA	Access time from xCAS precharge (see Note 5)		28		35		40	ns
tRAC	Access time from RAS (see Note 5)		50		60		70	ns
tOEA	Access time from OE (see Note 5)		13		15		18	ns
tCLZ	Delay time, xCAS to output in the low-impedance state	0		0		0		ns
tOEZ	Output buffer turnoff delay from OE (see Note 6)	3	13	3	15	3	18	ns
^t REZ	Output buffer turnoff delay from RAS (see Note 6)	3	13	3	15	3	18	ns
^t CEZ	Output buffer turnoff delay from xCAS (see Note 6)	3	13	3	15	3	18	ns
tWEZ	Output buffer turnoff delay from \overline{W} (see Note 6)	3	13	3	15	3	18	ns

NOTES: 4. With ac parameters, it is assumed that $t_T = 2$ ns.

- 5. Access times for TMS428169A are measured with output reference levels of $V_{OH} = 2 \text{ V}$ and $V_{OL} = 0.8 \text{ V}$.
- 6. The MAX specifications of t_{REZ}, t_{CEZ}, t_{WEZ}, and t_{OEZ} are specified when the output is no longer driven. Data-in should not be driven until one of the applicable maximum specifications is satsified.

EDO timing requirements (see Note 4)

		'418169A-50		'418169 <i>A</i> '428169 <i>A</i>		'418169A '428169A	UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	
tHPC	Cycle time, EDO page-mode read or write	20		25		30		ns
tPRWC	Cycle time, EDO read-write	57		68		78		ns
t _{CSH}	Delay time, RAS active to xCAS precharge	40		48		58		ns
^t CHO	Hold time, OE from xCAS	7		10		10		ns
^t DOH	Hold time, output from xCAS active	5		5		5		ns
tCAS	Pulse duration, xCAS active (see Note 7)	8	10000	10	10000	12	10000	ns
tWPE	Pulse duration, \overline{W} (output disable only)	7		7		7		ns
tCP	Pulse duration, xCAS precharge	8		10		10		ns
tOCH	Setup time, OE before xCAS	8		10		10		ns
tOEP	Precharge time, OE (output disable only)	5	_	5		5		ns

NOTES: 4. With ac parameters, it is assumed that $t_T = 2$ ns.

7. In a read-write cycle, t_{CWD} and t_{CWL} must be observed.



SMKS892C - AUGUST 1996 - REVISED SEPTEMBER 1997

ac timing requirements (see Note 4)

	'418169A-50				'418169A-70 '428169A-70		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
Cycle time, read	84		104		124		ns
Cycle time, write	84		104		124		ns
Cycle time, read-write	111		135		160		ns
Pulse duration, RAS active, page mode (see Note 8)	50	100 000	60	100 000	70	100 000	ns
Pulse duration, RAS active, nonpage mode (see Note 8)	50	10 000	60	10 000	70	10 000	ns
Pulse duration, RAS precharge	30		40		50		ns
Pulse duration, write command	8		10		10		ns
Setup time, column address	0		0		0		ns
Setup time, row address	0		0		0		ns
Setup time, data in (see Note 9)	0		0		0		ns
Setup time, read command	0		0		0		ns
Setup time, write command before xCAS precharge	8		10		12		ns
Setup time, write command before RAS precharge	8		10		12		ns
Setup time, write command before xCAS active (early-write only)	0		0		0		ns
Setup time, write before RAS active (xCBR refresh only)	10		10		10		ns
Setup time, xCAS referenced to RAS (xCBR refresh only)	5		5		5		ns
Hold time, column address	8		10		12		ns
Hold time, data in (see Note 9)	8		10		12		ns
Hold time, row address	8		10		10		ns
Hold time, read command referenced to xCAS (see Note 10)	0		0		0		ns
Hold time, read command referenced to RAS (see Note 10)	0		0		0		ns
Hold time, write command during xCAS active (early-write only)	8		10		12		ns
Hold time, XCAS low to XCAS high	5		5		5		ns
Hold time, RAS active from xCAS precharge	28		35		40		ns
Hold time, OE command	13		15		18		ns
Hold time, RAS referenced to OE	8		10		10		ns
Hold time, write after RAS active (xCBR refresh only)	10		10		10		ns
Delay time, column address to write command (read-write only)	42		49		57	_	ns
Delay time, xCAS referenced to RAS (xCBR refresh only)	8		10		10		ns
Delay time, xCAS precharge to RAS	5		5		5		ns
Delay time, xCAS to write command (read-write operation only)	30		34		40		ns
	Cycle time, write Cycle time, read-write Pulse duration, RAS active, page mode (see Note 8) Pulse duration, RAS active, nonpage mode (see Note 8) Pulse duration, write command Pulse duration, write command Setup time, column address Setup time, row address Setup time, data in (see Note 9) Setup time, write command before RAS precharge Setup time, write command before RAS active (early-write only) Setup time, write before RAS active (xCBR refresh only) Hold time, column address Hold time, column address Hold time, row address Hold time, read command referenced to RAS (see Note 10) Hold time, read command referenced to RAS (see Note 10) Hold time, write command during xCAS active (early-write only) Hold time, RAS active from xCAS precharge Hold time, RAS active from xCAS precharge Hold time, RAS referenced to OE Hold time, write after RAS active (xCBR refresh only) Delay time, column address to write command (read-write only) Delay time, xCAS precharge to RAS Delay time, xCAS to write command	Cycle time, read 84 Cycle time, write 84 Cycle time, read-write 111 Pulse duration, RAS active, page mode (see Note 8) 50 Pulse duration, RAS precharge 30 Pulse duration, write command 8 Setup time, column address 0 Setup time, row address 0 Setup time, data in (see Note 9) 0 Setup time, write command before XCAS precharge 8 Setup time, write command before XCAS precharge 8 Setup time, write command before XCAS precharge 8 Setup time, write command before XCAS active (early-write only) 10 Setup time, write before RAS active (xCBR refresh only) 10 Setup time, write before RAS active (xCBR refresh only) 5 Hold time, column address 8 Hold time, read command referenced to XCAS (see Note 10) 0 Hold time, read command referenced to XCAS (see Note 10) 0 Hold time, read command referenced to XCAS (see Note 10) 0 Hold time, write command during XCAS active (early-write only) 8 Hold time, write command during XCAS active (rearly-write only) 8	Cycle time, read MIN MAX Cycle time, write 84	Cycle time, read MIN MAX MIN Cycle time, write 84 104 Cycle time, write 84 104 Cycle time, write 84 104 Cycle time, write 111 135 Pulse duration, RAS active, page mode (see Note 8) 50 100 000 60 Pulse duration, RAS active, nonpage mode (see Note 8) 50 10 000 60 Pulse duration, write command 8 10 0 Pulse duration, write command 8 10 0 Setup time, column address 0 0 0 Setup time, column address 0 0 0 Setup time, write command before XCAS precharge 8 10 Setup time, write command before XAS precharge 8 10 Setup time, write command before XAS active (early-write only) 0 0 Setup time, write before RAS active (xCBR refresh only) 10 10 Setup time, write before RAS active (xCBR refresh only) 5 5 Hold time, write olivin 6 10	Cycle time, read	A	Name of the properties of the

- NOTES: 4. With ac parameters, it is assumed that $t_T = 2$ ns.
 - 8. In a read-write cycle, t_{RWD} and t_{RWL} must be observed.
 9. Referenced to the later of xCAS or W in write operations

 - 10. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.




SMKS892C - AUGUST 1996 - REVISED SEPTEMBER 1997

ac timing requirements (see Note 4) (continued)

			'418169	A-50	'418169 '428169		'418169A-70 '428169A-70		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
tOED	Delay time, OE to data in		13		15		18		ns
tRAD	Delay time, RAS to column address (see Note 11)		10	25	12	30	12	35	ns
tRAL	Delay time, column address to RAS precharge		25		30		35		ns
tCAL	Delay time, column address to xCAS precharge		18		20		25		ns
tRCD	 		12	37	14	45	14	52	ns
tRPC	Delay time, RAS precharge to xCAS		5		5		5		ns
tRSH	Delay time, xCAS active to RAS precharge		8		10		12		ns
tRWD	Delay time, RAS active to write command (read-write	only)	67		79		92		ns
tCPW	Delay time, xCAS precharge to write command (read-	write only)	45		54		62		ns
	D.C. Life and L.	'418169A		16		16		16	ms
^t REF	Refresh time interval	'428169A		16		16		16	ms
t _T	Transition time		2	30	2	30	2	30	ns

NOTES: 4. With ac parameters, it is assumed that $t_T = 2$ ns.

11. The maximum value is specified only to assure access time.




NOTE A: C_L includes probe and fixture capacitance.

DEVICE	V _{CC} (V)	R1 (Ω)	R2 (Ω)	V _{TH} (V)	R _L (Ω)
'418169A	5	828	295	1.31	218
'428169A	3.3	1178	868	1.4	500

Figure 2. Load Circuits for Timing Parameters

PARAMETER MEASUREMENT INFORMATION




NOTES: A. To hold the address latched by the first \overline{xCAS} going low, the parameter t_{CLCH} must be met.

- B. t_{CAC} is measured from $\overline{x_{CAS}}$ to its corresponding DQx.
- C. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.
- D. xCAS order is arbitrary.

Figure 3. Read-Cycle Timing

PARAMETER MEASUREMENT INFORMATION




NOTES: A. To hold the address latched by the first \overline{xCAS} going low, the parameter t_{CLCH} must be met.

- B. \overline{xCAS} order is arbitrary.
- C. t_{CWL} must be satisfied for each \overline{xCAS} to write properly to each byte.

Figure 4. Write-Cycle Timing



PARAMETER MEASUREMENT INFORMATION




NOTES: A. To hold the address latched by the first xCAS going low, the parameter t_{CLCH} must be met.

- B. xCAS order is arbitrary.
- C. t_{WCS} and t_{WCH} must be satisfied for each \overline{xCAS} .
- D. t_{DS} and t_{DH} of a DQ input is referenced to the corresponding \overline{xCAS} .
- E. t_{CWL} must be satisfied for each xCAS to properly write to each byte.

Figure 5. Early-Write-Cycle Timing




PARAMETER MEASUREMENT INFORMATION



NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 6. Read-Write-Cycle Timing

PARAMETER MEASUREMENT INFORMATION




NOTES: A. To hold the address latched by the first \overline{xCAS} going low, the parameter t_{CLCH} must be met.

- B. t_{CAC} is measured from xCAS to its corresponding DQx.
- C. Access time is t_{CPA} -, t_{AA} -, or t_{CAC} -dependent.
- D. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.
- E. A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write- and read-modify-write timing specifications are not violated.
- F. xCAS order is arbitrary.

Figure 7. EDO Read-Cycle Timing (See Note E)




PARAMETER MEASUREMENT INFORMATION



NOTE A: Output is turned off by t_{CEZ} if \overline{RAS} goes high during \overline{xCAS} low.

Figure 8. EDO Read-Cycle Timing With OE Control

PARAMETER MEASUREMENT INFORMATION



NOTE A: Output is turned off by t_{CEZ} if \overline{RAS} goes high during \overline{xCAS} low.

Figure 9. EDO Read-Cycle Timing With W Control

PARAMETER MEASUREMENT INFORMATION tRP RAS **tRASP tRSH** tCAS UCAS (See Note C) **tRHCP** tCLCH **tHPC** (see Note A) tRCD → **tCP** tCRP (See Note C) tCSH LCAS tCAS ^tASR **tCAH** tasc tCAL **◆** tRAH **tRAL** Don't Care Address Row Column X Don't Care Column ^tRAD tCWL twp **tRWL** tDS - t_{DS} → Don't Care Don't Care Don't Care ^tDH DQ8-Valid In Don't Care DQ15 ^tDH DQ0-Valid In Valid In Don't Care DQ7 tOED

NOTES: A. To hold the address latched by the first \overline{xCAS} going low, the parameter t_{CLCH} must be met.


- B. A read cycle or read-modify-write cycle can be mixed with the write cycles as long as the read- and read-modify-write timing specifications are not violated.
- C. xCAS order is arbitrary.

OE

Figure 10. EDO Write-Cycle Timing



PARAMETER MEASUREMENT INFORMATION




NOTES: A. To hold the address latched by the first \overline{xCAS} going low, the parameter t_{CLCH} must be met.

- B. A read cycle or read-modify-write cycle can be mixed with the write cycles as long as the read- and read-modify-write timing specifications are not violated.
- C. xCAS order is arbitrary.
- D. twcs and twch must be satisfied for each xCAS in an early-write cycle.
- E. t_{DS} and t_{DH} of a DQ input are referenced to the corresponding xCAS.
- F. t_{CWL} must be satisfied for each xCAS to ensure proper writing to each byte.

Figure 11. EDO Early Write-Cycle Timing (See Note B)

PARAMETER MEASUREMENT INFORMATION



NOTES: A. To hold the address latched by the first xCAS going low, the parameter t_{CLCH} must be met.

- B. Access time is t_{CPA}-, t_{AA}-, or t_{CAC}-dependent.
- C. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.
- D. xCAS order is arbitrary.
- E. A read or write cycle can be intermixed with read-modify-write cycles as long as the read- and write-cycle timing specifications are not violated.
- F. t_{CAC} is measured from $\overline{x_{CAS}}$ to its corresponding DQx.

Figure 12. EDO Read-Modify-Write-Cycle Timing (See Note E)






Figure 13. RAS-Only Refresh-Cycle Timing




Figure 14. Hidden-Refresh-Cycle (Read) Timing





Figure 15. Hidden-Refresh Cycle (Write) Timing


PARAMETER MEASUREMENT INFORMATION



NOTE A: Any \overline{xCAS} can be used. If both \overline{UCAS} and \overline{LCAS} are used, both must satisfy t_{CSR} and t_{CHR} .

Figure 16. Automatic (xCBR) Refresh-Cycle Timing


device symbolization (TMS418169A illustrated)



MECHANICAL DATA

DGE (R-PDSO-G44/50)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion.

MECHANICAL DATA

DZ (R-PDSO-J42)

PLASTIC SMALL-OUTLINE J-LEAD PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Plastic body dimensions do not include mold protrusion. Maximum mold protrusion is 0.005 (0,125).

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated