



## KM6466B/BL

## CMOS SRAM

## ABSOLUTE MAXIMUM RATINGS\*

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to $V_{SS}$	$V_{IN}, V_{OUT}$	-0.5 to 7.0	V
Voltage on $V_{CC}$ Supply Relative to $V_{SS}$	$V_{CC}$	-0.5 to 7.0	V
Power Dissipation	$P_D$	1.0	W
Storage Temperature	$T_{STG}$	-65 to 150	°C
Operating Temperature	$T_A$	0 to 70	°C

\* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS ( $T_A = 0$  to  $70^\circ\text{C}$ )

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
Ground	$V_{SS}$	0	0	0	V
Input High Voltage	$V_{IH}$	2.2	—	$V_{CC} + 0.5$	V
Input Low Voltage	$V_{IL}$	-0.5*	—	0.8	V

\*  $V_{IL}(\text{min.}) = -3.0\text{V}$  for  $\leq 20\text{ns}$  pulse

## DC AND OPERATING CHARACTERISTICS

( $T_A = 0$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ , unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ*	Max	Unit	
Input Leakage Current	$I_{LI}$	$V_{IN} = V_{SS}$ to $V_{CC}$	—	—	1	$\mu\text{A}$	
Output Leakage Current	$I_{LO}$	$\overline{CS} = V_{IH}, \overline{WE} = V_{IL}, V_{IO} = V_{SS}$ to $V_{CC}, V_{CC} = \text{Max}$	—	—	1	$\mu\text{A}$	
Average Operating Current	$I_{CC}$	Min Cycle, 100% Duty $\overline{CS} = V_{IL}, I_{OUT} = 0\text{mA}$	12ns	—	110	140	mA
			15ns	—	95	130	mA
			20ns	—	85	120	mA
			25ns	—	75	110	mA
Standby Power Supply Current	$I_{SB}$	$\overline{CS} = V_{IH}$	—	15	35	mA	
	$I_{SB1}$	$\overline{CS} \geq V_{CC} - 0.2\text{V}$ $V_{IN} \geq V_{CC} - 0.2\text{V}$ or $V_{IN} \leq 0.2\text{V}$	—	—	1	mA	
Output Low Voltage	$V_{OL}$	$I_{OL} = 8.0\text{mA}$	—	—	0.4	V	
Output High Voltage	$V_{OH}$	$I_{OH} = -4.0\text{mA}$	2.4	—	—	V	

\* Typ:  $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}$

## KM6466B/BL

## CMOS SRAM

CAPACITANCE (f = 1MHz, T<sub>A</sub> = 25°C)


Item	Symbol	Test Conditions	Min	Max	Unit
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0V	—	7	pF
Input/Output Capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> = 0V	—	7	pF

Note: Capacitance is sampled and not 100% tested.

## AC CHARACTERISTICS

TEST CONDITIONS (T<sub>A</sub> = 0 to 70°C, V<sub>CC</sub> = 5V ± 10%, unless otherwise specified)

Parameter	Value
Input Pulse Level	0 to 3V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Loads	See below



\* Including Scope and Jig Capacitance

## READ CYCLE

Parameter	Symbol	KM6466BP-12		KM6466BP-15		KM6466BP-20		KM6466BP-25		Unit
		KM6466BJ-12		KM6466BJ-15		KM6466BJ-20		KM6466BJ-25		
		Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	t <sub>RC</sub>	12		15		20		25		ns
Address Access Time	t <sub>AA</sub>		12		15		20		25	ns
Chip Select to Output	t <sub>CO</sub>		12		15		20		25	ns
Output Enable to Valid Output	t <sub>OE</sub>		7		8		9		10	ns
Chip Select to Low-Z Output	t <sub>LZ</sub>	3		3		3		3		ns
Output Enable to Low-Z Output	t <sub>OLZ</sub>	0		0		0		0		ns
Chip Disable to High-Z Output	t <sub>HZ</sub>	0	7	0	8	0	9	0	10	ns
Output Disable to High-Z Output	t <sub>OHZ</sub>	0	6	0	7	0	8	0	9	ns
Output Hold from Address Change	t <sub>OH</sub>	3		3		3		3		ns
Chip Selection to Power Up Time	t <sub>PU</sub>	0		0		0		0		ns
Chip Selection to Power Down Time	t <sub>PD</sub>		12		15		20		25	ns

## KM6466B/BL


## CMOS SRAM

## WRITE CYCLE

Parameter	Symbol	KM6466BP-12		KM6466BP-15		KM6466BP-20		KM6466BP-25		Unit
		KM6466BJ-12		KM6466BJ-15		KM6466BJ-20		KM6466BJ-25		
		Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	$t_{WC}$	12		15		20		25		ns
Chip Select to End of Write	$t_{CW}$	10		12		13		15		ns
Address Set-up Time	$t_{AS}$	0		0		0		0		ns
Address Valid to End of Write	$t_{AW}$	10		12		13		15		ns
Write Pulse Width	$t_{WP}$	10		12		13		15		ns
Write Recovery Time	$t_{WR}$	0		0		0		0		ns
Write to Output High-Z	$t_{WZ}$	0	7	0	8	0	9	0	10	ns
Data to Write Time Overlap	$t_{DW}$	8		9		10		10		ns
Data Hold from Write Time	$t_{DH}$	0		0		0		0		ns
End Write to Output Low-Z	$t_{OW}$	0		0		0		0		ns


## TIMING DIAGRAMS

## TIMING WAVEFORM OF READ CYCLE (Address Controlled)

 $(\overline{CS} = V_{IL}, \overline{WE} = V_{IH}, \overline{OE} = V_{IL})$ 



## KM6466B/BL

## CMOS SRAM

TIMING WAVEFORM OF READ CYCLE ( $\overline{CS}$  Controlled)


## Notes (READ CYCLE)

- $\overline{WE}$  is high for read cycle.
- All read cycle timing is referenced from the last valid address to the first transition address.
- At any given temperature and voltage condition,  $t_{HZ}(\max.)$  is less than  $t_{LZ}(\min.)$  both for a given device and from device to device.
- Transition is measured  $\pm 200\text{mV}$  from steady state voltage with Load (B). This parameter is sampled and not 100% tested.
- Device is continuously selected with  $\overline{CS} = V_{IL}$ .
- Address valid prior to or coincident with  $\overline{CS}$  transition low.

TIMING WAVEFORM OF WRITE CYCLE ( $\overline{WE}$  Controlled)

## KM6466B/BL

## CMOS SRAM

TIMING WAVEFORM OF WRITE CYCLE ( $\overline{CS}$  Controlled)

## Notes (WRITE CYCLE)

1. A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS}$  and low  $\overline{WE}$ .
2. All write cycle timing is referenced from the last valid address to the first transition address.
3. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with Load(B).
4. This parameter is sampled and not 100% tested.
5. At any given temperature and voltage condition,  $t_{WZ}$  (max.) is less than  $t_{OW}$  (min.) both for a given device and from device to device.
6.  $\overline{CS}$  or  $\overline{WE}$  must be in high during address transition.
7.  $\overline{OE}$  is high for write cycle.

## FUNCTIONAL DESCRIPTION

$\overline{CS}$	$\overline{WE}$	$\overline{OE}$	I/O Pin	Supply Current	Mode
H	X	X	High-Z	$I_{SB}, I_{SB1}$	Not Select
L	H	L	$D_{OUT}$	$I_{CC}$	Read
L	L	X	$D_{IN}$	$I_{CC}$	Write

\* Note: X means Don't Care.

KM6466B/BL

CMOS SRAM


DATA RETENTION CHARACTERISTICS (T<sub>A</sub> = 0 to 70°C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
V <sub>IL</sub> for Data Retention	V <sub>DR</sub>	$\overline{CS} \geq V_{CC} - 0.2V$	2		5.5	V
Data Retention Current	I <sub>DR</sub>	$V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$		1	50*	μA
Data Retention Set-up Time	t <sub>SDR</sub>	See Data Retention Waveforms (below)	0			ns
Recovery Time	t <sub>RDR</sub>	See Data Retention Waveforms (below)	t <sub>RC</sub> **			ns

\*: V<sub>CC</sub> = 3V

\*\* : t<sub>RC</sub> = Read Cycle Time

DATA RETENTION WAVEFORM




2


**PACKAGE DIMENSIONS**

**24 PIN PLASTIC DUAL IN LINE PACKAGE**

Unit: Inches (millimeters)



**24 PIN SMALL OUT LINE J FORM PACKAGE (300mil)**



\*Note: Do not include mold protrusion