

CMLDM8005

SURFACE MOUNT SILICON
DUAL P-CHANNEL
ENHANCEMENT-MODE
MOSFET



www.centralsemi.com



SOT-563 CASE

APPLICATIONS:

- Load switch/Level shifting
- Battery charging
- Boost switch
- Electro-luminescent backlighting

DESCRIPTION:

The CENTRAL SEMICONDUCTOR CMLDM8005 consists of dual P-Channel enhancement-mode silicon MOSFETs designed for high speed pulsed amplifier and driver applications. These MOSFETs offer very low $r_{DS(ON)}$ and low threshold voltage.

MARKING CODE: CC8

FEATURES:

- ESD protection up to 1800V (Human Body Model)
- 350mW power dissipation
- Very low $r_{DS(ON)}$
- Low threshold voltage
- Logic level compatible
- Small, SOT-563 surface mount package
- Complementary dual N-Channel device: CMLDM7005

MAXIMUM RATINGS: ($T_A=25^\circ\text{C}$)

	SYMBOL	UNITS
Drain-Source Voltage	V_{DS}	V
Gate-Source Voltage	V_{GS}	V
Continuous Drain Current (Steady State - Note 1)	I_D	mA
Continuous Source Current (Body Diode)	I_S	mA
Maximum Pulsed Drain Current	I_{DM}	A
Power Dissipation (Note 1)	P_D	mW
Power Dissipation (Note 2)	P_D	mW
Power Dissipation (Note 2)	P_D	mW
Operating and Storage Junction Temperature	T_J, T_{stg}	${}^\circ\text{C}$
Thermal Resistance (Note 1)	Θ_{JA}	${}^\circ\text{C}/\text{W}$

ELECTRICAL CHARACTERISTICS PER TRANSISTOR: ($T_A=25^\circ\text{C}$ unless otherwise noted)

SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
I_{GSSF}, I_{GSSR}	$V_{GS}=4.5\text{V}, V_{DS}=0$			10	μA
I_{DSS}	$V_{DS}=16\text{V}, V_{GS}=0$			100	nA
BV_{DSS}	$V_{GS}=0, I_D=250\mu\text{A}$	20			V
$V_{GS(\text{th})}$	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	0.5		1.0	V
V_{SD}	$V_{GS}=0, I_S=250\text{mA}$			1.1	V
$r_{DS(\text{ON})}$	$V_{GS}=4.5\text{V}, I_D=350\text{mA}$		0.25	0.36	Ω
$r_{DS(\text{ON})}$	$V_{GS}=2.5\text{V}, I_D=300\text{mA}$		0.37	0.5	Ω
$r_{DS(\text{ON})}$	$V_{GS}=1.8\text{V}, I_D=150\text{mA}$			0.8	Ω

Notes: (1) Ceramic or aluminum core PC Board with copper mounting pad area of 4.0mm²

(2) FR-4 Epoxy PC Board with copper mounting pad area of 4.0mm²

(3) FR-4 Epoxy PC Board with copper mounting pad area of 1.4mm²

CMLDM8005


SURFACE MOUNT SILICON
DUAL P-CHANNEL
ENHANCEMENT-MODE
MOSFET




ELECTRICAL CHARACTERISTICS PER TRANSISTOR - Continued: ($T_A=25^\circ\text{C}$ unless otherwise noted)

SYMBOL	TEST CONDITIONS	MIN	TYP	UNITS
g_{FS}	$V_{DS}=10\text{V}$, $I_D=200\text{mA}$	0.2		S
C_{rss}	$V_{DS}=16\text{V}$, $V_{GS}=0$, $f=1.0\text{MHz}$	25		pF
C_{iss}	$V_{DS}=16\text{V}$, $V_{GS}=0$, $f=1.0\text{MHz}$	100		pF
C_{oss}	$V_{DS}=16\text{V}$, $V_{GS}=0$, $f=1.0\text{MHz}$	21		pF
$Q_g(\text{tot})$	$V_{DS}=10\text{V}$, $V_{GS}=4.5\text{V}$, $I_D=200\text{mA}$	1.2		nC
Q_{gs}	$V_{DS}=10\text{V}$, $V_{GS}=4.5\text{V}$, $I_D=200\text{mA}$	0.24		nC
Q_{gd}	$V_{DS}=10\text{V}$, $V_{GS}=4.5\text{V}$, $I_D=200\text{mA}$	0.36		nC
t_{on}	$V_{DD}=10\text{V}$, $V_{GS}=4.5\text{V}$, $I_D=200\text{mA}$, $R_G=10\Omega$	38		ns
t_{off}	$V_{DD}=10\text{V}$, $V_{GS}=4.5\text{V}$, $I_D=200\text{mA}$, $R_G=10\Omega$	48		ns

SOT-563 CASE - MECHANICAL OUTLINE



PIN CONFIGURATION



LEAD CODE:

- 1) Source Q1
- 2) Gate Q1
- 3) Drain Q2
- 4) Source Q2
- 5) Gate Q2
- 6) Drain Q1

MARKING CODE: CC8

R4 (5-June 2013)


CMLDM8005

SURFACE MOUNT SILICON
DUAL P-CHANNEL
ENHANCEMENT-MODE
MOSFET




TYPICAL ELECTRICAL CHARACTERISTICS


Output Characteristics




Drain Source On Resistance




Capacitance



Transfer Characteristics



Power Derating



R4 (5-June 2013)