# 9

## P54/74FCT651/A/C (P54/74PCT651/A/C) P54/74FCT652/A/C (P54/74PCT652/A/C) OCTAL TRANSCEIVER/REGISTER

#### **FEATURES**

Σ.f-

- Function, Pinout, and Drive Compatible with the FCT and F Logic
- FCT-C speed at 5.4ns max. (Com'l) FCT-A speed at 6.3ns max. (Com'l)
- CMOS V<sub>OH</sub> Levels for Low Power Consumption — Typically 1/3 of FAST Bipolar Logic
- Edge-rate Control Circuitry for Significantly Improved Noise Characteristics
- ESD protection exceeds 2000V
- Inputs and Outputs Interface Directly with TTL, NMOS, and CMOS Devices

- Outputs Meet Levels Required for CMOS Static RAM Low Power Standby Mode
- 64 mA Sink Current (Com'l), 48 mA (Mil) 15 mA Source Current (Com'l), 12 mA (Mil)
- Independent Register for A and B Buses
- Choice of Non-Inverting and Inverting Data Paths
- Multiplexed Real-Time and Stored Data
- 3-State Output
- Bidirectional Bus Transceiver and Registers
- Manufactured in 0.8 micron PACE Technology™


#### DESCRIPTION

垃

The 'FCT651 and 'FCT652 consist of bus tranciever circuits, D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal storage registers. GAB and GBA control pins are provided to control the transceiver functions. SAB and SBA control pins are provided to select either real-time or stored data transfer. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input level selects real-time data and a high selects stored data.

Data on the A or B data bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock pins (CPAB or CPBA), regardless of the select or enable control pins. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling GAB and GBA. In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.


#### FUNCTIONAL BLOCK DIAGRAM



PERFORMANCE
SEMICONDUCTOR CORPORATION

Means Quality, Service and Speed

#### , P54/74FCT651/A/C(P54/74PCT651/A/C) - P54/74FCT652/A/C(P54/74PCT652/A/C)



### **FUNCTION TABLES**

		Inp	uts			Data	a I/O	Operation	or Function
GAB	GBA	CPAB	СРВА	SAB	SBA	A, thru A <sub>8</sub>	B, thru B <sub>8</sub>	'FCT651	'FCT652
L	II	Horr	HorL	X	X	Input	Input	Isolation Store A and B Data	Isolation Store A and B Data
H	H	子 	HorL	X <sub>5</sub>	X	Input Input	Unspecified¹ Store A, Hold B Output Store A in both registers		Store A, Hold B Store A in both registers
L	L	HorL	\ <del>\</del>	X	X <sub>2</sub>	Unspecified <sup>1</sup> Output	Input Input	Hold A, Store B Store B in both registers	Hold A, Store B Store B in both registers
L	L	Х	Х	Х	L	Output	Input	Real-Time B Data to A Bus	Real-Time B Data to A Bus
L	L	×	H or L	X	Ι		Stored B Data to A Bus		Stored B Data to A Bus
Н	н	Х	Х	٦	X	Input	Output	Real-Time A Data to B Bus	Real-Time A Data to B Bus
Н	Н	HorL	X	Н	X			Stored A Data to B Bus	Stored A Data to B Bus
Н	L	H or L	HorL	Н	Н	Output	Output	Stored A Data to B Bus and Stored B Data to A Bus	Stored A Data to B Bus and Stored B Data to A Bus

#### Notes:

1. The data output functions may be enabled or disabled by various signals at the GAB or GBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

**3/30/92-3** 9-80

1816 Tbi 01

<sup>2.</sup> Select control = L: clocks can occur simultaneously.

Select control = H: clocks must be staggered in order to load both registers.

H = HIGH, L = LOW, X = Don't Care, J LOW-to-HIGH Transition

1816 TH 06

#### ABSOLUTE MAXIMUM RATINGS1,2

Symbol	Parameter	Value	Unit
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
T <sub>A</sub>	Ambient Temperature Under Bias	-65 to +135	°C
V <sub>cc</sub>	V <sub>∞</sub> Potential to Ground	-0.5 to +7.0	٧
I <sub>IN</sub>	Input Current	-30 to +5.0	mΑ

#### Notes:

1816 Tbi 02

<sup>1.</sup> Operation beyond the limits set forth in the above table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.

Symbol	Parameter	Value	Unit
LOUTPUT	Current Applied to Output	120	mA
V <sub>IN</sub>	Input Voltage	$-0.5$ to $V_{cc} + 0.5$	٧
V <sub>out</sub>	Voltage Applied to Output	$-0.5$ to $V_{cc} + 0.5$	٧

1816 Thi 03

#### RECOMMENDED OPERATING CONDITIONS

Free Air Ambient Temperature	Min	Max
Military	–55°C	+125°C
Commercial	0°C	+70°C

Supply Voltage (V <sub>cc</sub> )	Min	Max
Military	+4.5V	+5.5V
Commercial	+4.75V	+5.25V

1816 Tbl 05

### DC ELECTRICAL CHARACTERISTICS (Over recommended operating conditions)

Symbol		Parameter	Min	Typ¹	Max	Units	V <sub>cc</sub>	Conditions
V <sub>IH</sub>	Input HIC	AH Voltage	2.0			٧		
V <sub>IL</sub>	Input LO	W Voltage			0.8	٧		
V <sub>H</sub>	Hysteres	is		0.35		٧		All inputs
V <sub>CD</sub>	Input Cla	mp Diode Voltage		-0.7	-1.2	٧	MIN	I <sub>IN</sub> = -18mA
		$V_{CC} = 3V$ , $V_{IN} = 0.2V$ , or $V_{CC} - 0.2V$	V <sub>cc</sub> - 0.2	V <sub>cc</sub>		٧		$I_{OH} = -32\mu A$
V <sub>OH</sub>	Output HIGH Voltage	Military/Commercial (CMOS) Military (TTL) Commercial (TTL)	V <sub>cc</sub> - 0.2 2.4 2.4	V <sub>cc</sub> 4.3 4.3		<b>&gt;</b>	MIN MIN MIN	$I_{OH} = -300\mu A$ $I_{OH} = -12mA$ $I_{OH} = -15mA$
		$V_{CC} = 3V$ , $V_{IN} = 0.2V$ , or $V_{CC} - 0.2V$		GND	0.2	٧		l <sub>oL</sub> = 300μA
V <sub>OL</sub>	Output LOW Voltage	Military/Commercial (CMOS) Military (TTL) Commercial (TTL)		GND 0.3 0.3	0.2 0.55 0.55	V V	MIN MIN MIN	
I <sub>IH</sub>	Input HIC	GH Current (Except I/O Pins)			5	μА	MAX	V <sub>IN</sub> = V <sub>CC</sub>
I <sub>IL</sub>	Input LO	W Current (Except I/O Pins)			<del>-</del> 5	μΑ	MAX	V <sub>N</sub> = GND
I <sub>IH</sub>	Input HIC	GH Current <sup>3</sup> (Except I/O Pins)			5	μΑ	MAX	V <sub>IN</sub> = 2.7V
l <sub>iL</sub>	Input LO	W Current <sup>3</sup> (Except I/O Pins)			-5	μΑ	MAX	$V_{in} = 0.5V$
I <sub>IH</sub>	Input HIC	GH Current (I/O Pins only)			15	μA	MAX	$V_{\rm IN} = V_{\rm CC}$
I	Input LO	W Current (I/O Pins only)			-15	μА	MAX	V <sub>IN</sub> = GND
I <sub>IH</sub>	Input HIC	GH Current <sup>3</sup> (I/O Pins only)			15	μА	MAX	$V_{IN} = 2.7V$
i <sub>IL</sub>	Input LOW Current <sup>3</sup> (I/O Pins only)				-15	μА	MAX	$V_{1N} = 0.5V$
Ios	Output S	hort Circuit Current <sup>2</sup>	-60	-120		mA	MAX	$V_{OUT} = 0.0V$
C <sub>IN</sub>	Input Cap	pacitance <sup>3</sup>		5	10	рF		All inputs
C <sub>out</sub>	Output C	apacitance <sup>3</sup>		9	12	pF		All outputs

- 1. Typical limits are at  $V_{cc} = 5.0V$ ,  $T_{A} = +25^{\circ}C$  ambient.
- 2. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect
- operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence
- 3. This parameter is guaranteed but not tested.

of parameter tests,  ${\rm I}_{\rm os}$  tests should be performed last.

9-81 3/30/92 - 3

<sup>2.</sup> Unused inputs must always be connected to an appropriate logic voltage level, preferably either Vcc or ground.

### DC CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

Symbol	Parameter	Typ¹	Max	Units	Conditions
I <sub>cc</sub>	Quiescent Power Supply Current (CMOS inputs)	0.003	0.5	mA	$V_{CC}$ = MAX, $f_1$ = 0, Outputs Open, $V_{IN} \le 0.2V$ or $V_{IN} \ge V_{CC} - 0.2V$
ΔΙ <sub>cc</sub>	Quiescent Power Supply Current (TTL inputs)	0.5	2.0	mA	$V_{CC} = MAX$ , $V_{IN} = 3.4V^2$ , $f_1 = 0$ , Outputs Open
loco	Dynamic Power Supply Current <sup>3</sup>	0.15	0.25	mA/ MHz	$V_{CC}$ = MAX, One Input Toggling, 50% Duty Cycle, Outputs Open GAB = GND, $\overrightarrow{GBA}$ = GND, $V_{iN} \le 0.2V$ or $V_{iN} \ge V_{CC} - 0.2V$
		1.7	4.0	mA	$V_{\rm CC} = {\sf MAX}, \ f_0 = 10 {\sf MHz}, \ 50\% \ {\sf Duty Cycle}, \ {\sf Outputs Open}, \ {\sf One Bit Toggling at f_1 = 5 {\sf MHz},} \ {\sf GAB = GND}, \ {\sf GBA = GND}, \ {\sf SAB = CPAB = GND}, \ {\sf SBA = V_{CC}}, \ {\sf V_{IN} \le 0.2 {\sf V or V_{IN} \ge V_{CC} - 0.2 {\sf V}} \ {\sf SAB} = {\sf CPAB} = {\sf CO} \ {\sf CC} \ {\sf CC}$
		2.2	6.0	mA	$V_{\rm CC}$ = MAX, $f_0$ = 10MHz, 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_1$ = 5MHz, GAB = GND, $\overrightarrow{\rm GBA}$ = GND, SAB = CPAB = GND, SBA = $V_{\rm CC}$ , $V_{\rm IN}$ = 3.4V or $V_{\rm IN}$ = GND
l <sub>c</sub>	Total Power Supply Current <sup>s</sup>	7.0	12.84	mA	$V_{CC} = MAX$ , $f_0 = 10MHz$ , 50% Duty Cycle, Outputs Open, Eight Bits Toggling at $f_1 = 5MHz$ , $GAB = \overline{GBA} = GND$ , SAB = CPAB = GND, $SBA = V_{CC}$ , $V_{IN} = 0.2V$ or $V_{IN} \ge V_{CC} - 0.2V$
		9.2	21.84	mA	$V_{\rm CC} = {\rm MAX},  f_0 = 10 {\rm MHz},$ 50% Duty Cycle, Outputs Open, Eight Bits Toggling at $f_1 = 5 {\rm MHz},$ GAB = $\overline{\rm GBA} = {\rm GND},$ SAB = CPAB = GND, SBA = $V_{\rm CC},$ $V_{\rm IN} = 3.4 {\rm V}$ or $V_{\rm IN} = {\rm GND}$

#### 1816 Tbl 07

D<sub>H</sub> = Duty Cycle for TTL inputs High

N<sub>T</sub> = Number of TTL Inputs at D<sub>H</sub>

I<sub>cco</sub> = Dynamic Current Caused by an Input Transition Pair (HLH or

f<sub>o</sub> = Clock Frequency for Register Devices (Zero for Non-Register Devices)

= Input Frequency

N, = Number of Inputs at f,

All currents are in milliamps and all frequencies are in megahertz.

9-82 3/30/92 - 3

<sup>1.</sup> Typical values are at  $V_{cc}$  = 5.0V, +25°C ambient. 2. Per TTL driven input ( $V_N$  = 3.4V); all other inputs at  $V_{cc}$  or GND.

<sup>3.</sup> This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

<sup>4.</sup> Values for these conditions are examples of the  $\rm I_{cc}$  formula. These limits are guaranteed but not tested.

 $<sup>\</sup>begin{array}{lll} & & & & & & \\ c & & = & & & \\ l_c & & = & & \\ l_{cc} + \Delta l_{cc} \cdot P_{N}N_T + l_{ccc}(f_2/2 + f_1N_1) \\ l_{cc} & & = & \\ l_{cc} + \Delta l_{cc} \cdot P_{N}N_T + l_{ccc}(f_2/2 + f_1N_1) \\ l_{cc} & & = & \\ L_{cc}$ 5. l<sub>c</sub>

#### **AC CHARACTERISTICS**

		'FCT651/652				'FCT651A/652A				'F	CT65				
Symbol	Parameter	MIL		COM'L		MIL		COM'L		N	IIL.	CC	M'L	Units	Fig.
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		140.
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Bus to Bus	2.0	10.0	2.0	9.0	2.0	7.7	2.0	6.3	1.5	6.0	1.5	5.4	ns	1, 5
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time Enable to Bus	2.0	10.0	2.0	9.0	2.0	7.0	2.0	6.3	1.5	8.9	1.5	7.8	ns	1, 5
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time Enable to Bus	2.0	12.0	2.0	11.0	2.0	8.4	2.0	7.7	1.5	7.7	1.5	6.3	ns	1, 5
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Clock to Bus	2.0	12.0	2.0	10.0	2.0	10.5	2.0	9.8	1.5	6.3	1.5	5.7	ns	1, 7, 8
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay SBA or SAB to A or B	2.0	11.0	2.0	9.0	2.0	7.7	2.0	6.3	1.5	7.0	1.5	6.2	ns	1, 7, 8

1816 Tbi 08

1. AC Characteristics guaranteed with  $C_L = 50 pF$  as shown in Figure 1.

#### **AC OPERATING REQUIREMENTS**


Symbol		'	'FCT651/652			'FCT651A/652A				'F	CT651				
	Parameter	MIL		COM'L		MIL		COM'L		MIL		COM'L		Units	Fig. No.
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		140.
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time HIGH or LOW Bus to Clock	4.5	_	4.0	_	2.0	_	2.0	_	2.0	_	2.0		ns	1, 4
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time HIGH or LOW Bus to Clock	2.0	_	2.0		1.5	_	1.5	_	1.5	_	1.5	_	ns	1, 4
t <sub>w</sub> (H) t <sub>w</sub> (L)	Clock Pulse Width, HIGH or LOW	6.0	_	6.0	_	5.0		5.0	_	5.0	_	5.0	_	ns	1, 5

1816 Tbl 09

#### Notes:

- 1. Minimum limits are guaranteed but not tested on Propagation Delays.
- 2. With one data channel toggling,  $t_i(L) = t_i(H) = 2.0$ ns and  $t_i = t_i = 1.0$ ns.

#### ORDERING INFORMATION



1816 03