


CD54/74HC20
CD54/74HCT20

File Number 1601

High-Speed CMOS Logic

HARRIS SEMICOND SECTOR 27E D 4302271 0017487 1 HAS




FUNCTIONAL DIAGRAM AND TERMINAL ASSIGNMENT

Dual 4-Input NAND Gate**Type Features:**


- Buffered inputs (HCT types)
- Typical propagation delay = 8 ns
@ $V_{CC} = 5V$, $C_L = 15 pF$, $T_A = 25^\circ C$ (HC types)

The RCA-CD54/74HC20 and CD54/74HCT20 logic gates utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL gates with the low power consumption of standard CMOS integrated circuits. All devices have the ability to drive 10 LSTTL loads. The 54HCT/74HCT logic family is functionally as well as pin compatible with the standard 54LS/74LS logic family.

The CD54HC20 and CD54HCT20 are supplied in 14-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC20 and CD74HCT20 are supplied in 14-lead dual-in-line plastic packages (E suffix) and in 14-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).



HC LOGIC DIAGRAM (1 GATE)



HCT LOGIC DIAGRAM (1 GATE)

Family Features

- Fanout (over temperature range):
 - Standard outputs — 10 LSTTL loads
 - Bus driver outputs — 15 LSTTL loads
- Wide operating temperature range:
CD74HC/HCT: -40 to +85° C
- Balanced Propagation Delay and Transition Times
- Significant power reduction compared to LSTTL logic ICs
- Alternate source is Philips/Signetics
- CD54HC/CD74HC types:
2 to 6 V operation
- High noise immunity:
 $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ; @ $V_{CC} = 5V$
- CD54HCT/CD74HCT types:
4.5 to 5.5 V operation
- Direct LSTTL input logic compatibility
 $V_{IL} = 0.8 V$ max., $V_{IH} = 2 V$ min.
- CMOS input compatibility
 $I_i \leq 1 \mu A$ @ V_{OL}, V_{OH}

TRUTH TABLE

| INPUTS | | | | OUTPUTS |
|--------|----|----|----|---------|
| nA | nB | nC | nD | nY |
| L | X | X | X | H |
| X | L | X | X | H |
| X | X | L | X | H |
| X | X | X | L | H |
| H | H | H | H | L |

X = Don't Care L = Low Voltage Level
H = High Voltage Level

CD54/74HC20
CD54/74HCT20
MAXIMUM RATINGS, Absolute-Maximum Values:DC SUPPLY-VOLTAGE, (V_{cc}):

| | |
|---|---|
| (Voltages referenced to ground) | -0.5 to +7 V |
| DC INPUT DIODE CURRENT, I_{ik} (FOR $V_i < -0.5$ V OR $V_i > V_{cc} + 0.5$ V) | ± 20 mA |
| DC OUTPUT CURRENT, I_{ok} (FOR $V_o < -0.5$ V OR $V_o > V_{cc} + 0.5$ V) | ± 20 mA |
| DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V < $V_o < V_{cc} + 0.5$ V) | ± 25 mA |
| DC V_{cc} OR GROUND CURRENT (I_{cc}) | ± 50 mA |
| POWER DISSIPATION PER PACKAGE (P_0): | |
| For $T_A = -40$ to $+60^\circ C$ (PACKAGE TYPE E) | 500 mW |
| For $T_A = +60$ to $+85^\circ C$ (PACKAGE TYPE E) | Derate Linearly at 8 mW/ $^\circ C$ to 300 mW |
| For $T_A = -55$ to $+100^\circ C$ (PACKAGE TYPE F, H) | 500 mW |
| For $T_A = +100$ to $+125^\circ C$ (PACKAGE TYPE F, H) | Derate Linearly at 8 mW/ $^\circ C$ to 300 mW |
| For $T_A = -40$ to $+70^\circ C$ (PACKAGE TYPE M) | 400 mW |
| For $T_A = +70$ to $+125^\circ C$ (PACKAGE TYPE M) | Derate Linearly at 6 mW/ $^\circ C$ to 70 mW |

OPERATING-TEMPERATURE RANGE (T_A):

| | |
|-------------------------|-----------------------|
| PACKAGE TYPE F, H | -55 to $+125^\circ C$ |
| PACKAGE TYPE E, M | -40 to $+85^\circ C$ |

STORAGE TEMPERATURE (T_{stg}) -65 to $+150^\circ C$

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ C$ Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only $+300^\circ C$ **RECOMMENDED OPERATING CONDITIONS:**

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:



| CHARACTERISTIC | LIMITS | | UNITS |
|---|--------|----------|------------|
| | MIN. | MAX. | |
| Supply-Voltage Range (For T_A = Full Package Temperature Range) V_{cc} :* | | | |
| CD54/74HC Types | 2 | 6 | |
| CD54/74HCT Types | 4.5 | 5.5 | V |
| DC Input or Output Voltage V_i , V_o | 0 | V_{cc} | V |
| Operating Temperature T_A : | | | |
| CD74 Types | -40 | $+85$ | |
| CD54 Types | -55 | $+125$ | $^\circ C$ |
| Input Rise and Fall Times, t_r , t_f | | | |
| at 2V | 0 | 1000 | |
| at 4.5 V | 0 | 500 | |
| at 6V | 0 | 400 | ns |

*Unless otherwise specified, all voltages are referenced to Ground.

**CD54/74HC20
CD54/74HCT20****STATIC ELECTRICAL CHARACTERISTICS**

| CHARACTERISTIC | CD74HC20/CD54HC20 | | | | | | | | CD74HCT20/CD54HCT20 | | | | | | | | UNITS | | | | | |
|---|---------------------|------------------------------|----------------------|----------------|------|-----------|---------------|-----------|---------------------|-----------------|--|--|------------------|-----|------------|---------------|------------|----------------|---|-----|----|---|
| | TEST CONDITIONS | | | 74HC/54HC TYPE | | 74HC TYPE | | 54HC TYPE | | TEST CONDITIONS | | | 74HCT/54HCT TYPE | | 74HCT TYPE | | 54HCT TYPE | | | | | |
| | V _I V | I _O mA | V _{CC} V | +25°C | | | -40/ +85°C | | -55/ +125°C | | V _I V | V _{CC} V | +25°C | | | -40/ +85°C | | -55/ +125°C | | | | |
| High-Level Input Voltage | V _{IH} | | | 2 | 1.5 | — | — | 1.5 | — | 1.5 | — | V _{IL} or V _{IH} | 4.5 | to | 2 | — | — | 2 | — | 2 | — | V |
| | | | | 4.5 | 3.15 | — | — | 3.15 | — | 3.15 | — | | | 5.5 | — | — | — | — | — | — | | |
| | | | | 6 | 4.2 | — | — | 4.2 | — | 4.2 | — | | | — | 4.5 | — | — | 0.8 | — | 0.8 | — | |
| Low-Level Input Voltage | V _{IL} | | | 2 | — | — | 0.5 | — | 0.5 | — | 0.5 | V _{IL} or V _{IH} | 4.5 | — | — | 0.8 | — | 0.8 | — | 0.8 | V | |
| | | | | 4.5 | — | — | 1.35 | — | 1.35 | — | 1.35 | | | — | 5.5 | — | — | — | — | — | | |
| | | | | 6 | — | — | 1.8 | — | 1.8 | — | 1.8 | | | — | — | — | — | — | — | — | | |
| High-Level Output Voltage | V _{OH} | or -0.02 | | 2 | 1.9 | — | — | 1.9 | — | 1.9 | — | V _{IL} or V _{IH} | 4.5 | — | — | — | — | 4.4 | — | 4.4 | V | |
| | | | | 4.5 | 4.4 | — | — | 4.4 | — | 4.4 | — | | | — | — | — | — | — | — | | | |
| | | | | 6 | 5.9 | — | — | 5.9 | — | 5.9 | — | | | — | — | — | — | — | — | | | |
| CMOS Loads | V _{IL} | | | — | — | — | — | — | — | — | — | V _{IL} or V _{IH} | 4.5 | — | — | — | — | — | — | V | | |
| | | | | — | — | — | — | — | — | — | — | | | — | — | — | — | — | — | | | |
| | | | | — | — | — | — | — | — | — | — | | — | — | — | — | — | | | | | |
| TTL Loads | V _{IL} | or -4 | | — | — | — | — | — | — | — | — | V _{IL} or V _{IH} | 4.5 | — | — | — | — | — | — | V | | |
| | | | | — | 4.5 | 3.98 | — | — | 3.84 | — | 3.7 | — | | — | — | 3.84 | — | 3.7 | — | | | |
| | | | | — | — | — | — | — | — | — | — | — | — | — | — | — | | | | | | |
| Low-Level Output Voltage | V _{OL} | or 0.02 | | 2 | — | — | 0.1 | — | 0.1 | — | 0.1 | V _{IL} or V _{IH} | 4.5 | — | — | 0.1 | — | 0.1 | — | 0.1 | V | |
| | | | | 4.5 | — | — | 0.1 | — | 0.1 | — | 0.1 | | | — | — | — | — | — | — | | | |
| | | | | 6 | — | — | 0.1 | — | 0.1 | — | 0.1 | | | — | — | — | — | — | — | | | |
| CMOS Loads | V _{IL} | or 4 | | — | — | — | — | — | — | — | — | V _{IL} or V _{IH} | 4.5 | — | — | — | — | — | — | V | | |
| | | | | — | — | — | — | — | — | — | — | | — | — | — | — | — | | | | | |
| | | | | — | — | — | — | — | — | — | — | | — | — | — | — | — | | | | | |
| TTL Loads | V _{IL} | or 5.2 | | — | — | — | — | — | — | — | V _{IL} or V _{IH} | 4.5 | — | — | — | — | — | — | V | | | |
| | | | | — | — | — | — | — | — | — | | | — | — | — | — | — | — | | | | |
| | | | | — | — | — | — | — | — | — | | | — | — | — | — | — | — | | | | |
| Input Leakage Current | I _I | V _{CC} or Gnd | | — | — | — | — | — | — | — | Any Voltage Between V _{CC} & Gnd | 5.5 | — | — | — | — | — | — | — | μA | | |
| | | | | — | — | — | — | — | — | — | | | — | — | — | — | — | — | | | | |
| | | | | — | — | — | — | — | — | — | | | — | — | — | — | — | — | | | | |
| Quiescent Device Current | I _{QC} | V _{CC} or Gnd | 0 | 6 | — | — | 2 | — | 20 | — | 40 | V _{CC} or Gnd | 5.5 | — | — | 2 | — | 20 | — | 40 | μA | |
| | | | | — | — | — | — | — | — | — | — | | — | — | — | — | — | | | | | |
| | | | | — | — | — | — | — | — | — | — | | — | — | — | — | — | | | | | |
| Additional Quiescent Device Current per input pin: 1 unit load ΔI _{QC} * | | | | | | | | | | | | V _{CC} -2.1 | 4.5 to 5.5 | — | 100 | 360 | — | 450 | — | 490 | μA | |
| | | | | | | | | | | | | | | — | — | — | — | — | — | | | |
| | | | | | | | | | | | | | | — | — | — | — | — | — | | | |

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

| Input | Unit Loads* |
|-------|-------------|
| All | 0.15 |

*Unit load is ΔI_{QC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

**CD54/74HC20
CD54/74HCT20**
SWITCHING CHARACTERISTICS ($V_{cc} = 5$ V, $T_A = 25^\circ\text{C}$, Input $t_i, t_f = 6$ ns)

T-43-21

| CHARACTERISTIC | SYMBOL | TYPICAL | | UNITS |
|---|------------------------|---------|-----|-------|
| | | HC | HCT | |
| Propagation Delay, Data Input to Output Y (Fig. 1) ($C_L = 15$ pF) | t_{PLH} t_{PHL} | — | — | ns |
| Power Dissipation Capacitance* | C_{PD} | 26 | 38 | pF |


* C_{PD} is used to determine the dynamic power consumption, per gate.

$$PD = V_{cc}^2 f_i (C_{PD} + C_L) \text{ where } f_i = \text{input frequency}$$

C_L = output load capacitance.
 V_{cc} = supply voltage.

SWITCHING CHARACTERISTICS ($C_L = 50$ pF, Input $t_i, t_f = 6$ ns)

| CHARACTERISTIC | SYMBOL | V_{cc} | 25°C | | | | -40°C to +85°C | | | | -55°C to +125°C | | | | UNITS | |
|---|------------------------|----------|------|------|------|------|----------------|------|-------|------|-----------------|------|-------|------|-------|--|
| | | | HC | | HCT | | 74HC | | 74HCT | | 54HC | | 54HCT | | | |
| | | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | | |
| Propagation Delay, Input to Output (Fig. 1) | t_{PLH} t_{PHL} | 2 | — | 100 | — | — | — | 125 | — | — | — | 150 | — | — | ns | |
| | | 4.5 | — | 20 | — | 28 | — | 25 | — | 35 | — | 30 | — | 42 | ns | |
| | | 6 | — | 17 | — | — | — | 21 | — | — | — | 26 | — | — | ns | |
| Transition Times (Fig. 1) | t_{TLH} t_{THL} | 2 | — | 75 | — | — | — | 95 | — | — | — | 110 | — | — | ns | |
| | | 4.5 | — | 15 | — | 15 | — | 19 | — | 19 | — | 22 | — | 22 | ns | |
| | | 6 | — | 13 | — | — | — | 16 | — | — | — | 19 | — | — | ns | |
| Input Capacitance | C_I | — | — | 10 | — | 10 | — | 10 | — | 10 | — | 10 | — | 10 | pF | |



92CS-3799I

| | 54/74HC | 54/74HCT |
|--------------------------|--------------|----------|
| Input Level | V_{cc} | 3V |
| Switching Voltage, V_s | 50% V_{cc} | 1.3V |

Fig. 1 — Transition times and propagation delay times.