



**MOTOROLA**

**QUAD BUS TRANSCEIVER WITH  
THREE-STATE RECEIVER AND PARITY**

The MC2907 is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edge-triggered flip-flops. The flip-flop outputs are connected to four open-collector bus drivers. Each bus driver is internally connected to one input of a differential amplifier in the receiver. The four receiver differential amplifier drive four D-type latches that feature three-state outputs. The device also contains a four-bit odd parity checker/generator.

This LSI bus transceiver is fabricated using advanced low-power Schottky processing. All inputs (except the Bus inputs) are one LS unit load. The open-collector bus output can sink up to 100 mA at 0.8 V maximum. The bus input ( $\overline{BE}$ ) is used to force the driver outputs to the high-impedance state. When  $\overline{BE}$  is High, the driver is disabled. The open-collector structure of the driver allows wired-OR operations to be performed on the bus.

The input register consists of four D-type flip-flops with a buffered common clock. The buffered common clock (DRCP) enters the  $A_n$  data into this driver register on the Low-to-High transition.


Data from the A input is inverted at the Bus output. Likewise, data at the Bus input is inverted at the receiver output. Thus, data is non-inverted from driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable (RLE) input. When the RLE input is Low, the latch is open and the receiver outputs will follow the bus inputs (Bus data inverted and  $\overline{OE}$  Low). When the RLE input is High, the latch will close and retain the present data regardless of the bus input. The four latches have three-state outputs and are controlled by a buffered common three-state control ( $\overline{OE}$ ) input. When  $\overline{OE}$  is High, the receiver outputs are in the high-impedance state.

The MC2907 features a built-in four-bit odd parity checker/generator. The bus enable input ( $\overline{BE}$ ) controls whether the parity output is in the generate or check mode. When the bus enable is Low (driver enabled), odd parity is generated based on the A field data input to the driver register. When  $\overline{BE}$  is High, the parity output is determined by the four latch outputs of the receiver. Thus, if the driver is enabled, parity is generated; and, if the driver is in the high-impedance state, the Bus parity is checked.


- Quad High-speed LSI Bus Transceiver
- Open-collector Bus Driver
- D-type Register on Driver
- Bus Driver Output Can Sink 100 mA at 0.8 V Max
- Internal Odd 4-bit Parity Checker/Generator
- Receiver Has Output Latch for Pipeline Operation
- Three-state Receiver Outputs Sink 12 mA
- Advanced Low-power Schottky Processing
- 100% Reliability Assurance Testing in Compliance With MIL-STD-883

**MC2907**

**TTL  
QUAD BUS TRANSCEIVER  
WITH THREE-STATE  
RECEIVER AND PARITY**




**F SUFFIX  
CERAMIC PACKAGE  
CASE 737**




**L SUFFIX  
CERAMIC PACKAGE  
CASE 732**

**P SUFFIX  
PLASTIC PACKAGE  
CASE 738**



**PIN ASSIGNMENT**



**ORDERING INFORMATION**

Package Type	Temperature Range	Order Number
Molded DIP	0°C to +70°C	MC2907PC
Hermetic DIP	0°C to +70°C	MC2907LC
Hermetic DIP	-55°C to +125°C	MC2907LM
Hermetic Flat Pack	-55°C to +125°C	MC2907FM

4

**MAXIMUM RATINGS** (above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential	-0.5 V to +7.0 V
DC Voltage Applied to Outputs for High Output State	-0.5 V to +V <sub>CC</sub> max
DC Input Voltage	-0.5 V to +5.5 V
DC Output Current, into Outputs (Except Bus)	30 mA
DC Output Current, into Bus	200 mA
DC Input Current	-30 mA to +5.0 mA

**ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE** (unless otherwise noted)

MC2907XC – T<sub>A</sub> = 0°C to +70°C, V<sub>CC</sub> = 5.0 V ± 5% (Commercial), Min = 4.75 V, Max = 5.25 V  
 MC2907XM – T<sub>A</sub> = -55°C to +125°C, V<sub>CC</sub> = 5.0 V ± 10% (Military), Min = 4.5 V, Max = 5.5 V

Parameter	Description	Test Conditions (Note 1)		Min	Typ (Note 2)	Max	Unit
<b>BUS INPUT/OUTPUT CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE</b>							
V <sub>OL</sub>	Bus Output Low Voltage	V <sub>CC</sub> = Min	I <sub>OL</sub> = 40 mA		0.32	0.5	Volts
			I <sub>OL</sub> = 70 mA		0.41	0.7	
			I <sub>OL</sub> = 100 mA		0.55	0.8	
I <sub>O</sub>	Bus Leakage Current	V <sub>CC</sub> = Max	V <sub>O</sub> = 0.4 V			-50	μA
				Military		200	
			Commercial		100		
I <sub>off</sub>	Bus Leakage Current (Power off)	V <sub>O</sub> = 4.5 V				100	μA
V <sub>TH</sub>	Receiver Input High Threshold	Bus Enable = 2.4 V		Military	2.4	2.0	Volts
				Commercial	2.3	2.0	
V <sub>TL</sub>	Receiver Input Low Threshold	Bus Enable = 2.4 V		Military		2.0	Volts
				Commercial		2.0	

**DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE**

V <sub>OH</sub>	Receiver Output High Voltage	V <sub>CC</sub> = Min V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub>	Military, I <sub>OH</sub> = -1.0 mA	2.4	3.4		Volts
			Commercial, I <sub>OH</sub> = -2.6 mA	2.4	3.4		
	Parity Output High Voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = -660 μA V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub>	Military	2.5	3.4		
			Commercial	2.7	3.4		
V <sub>OL</sub>	Output Low Voltage (Except Bus)	V <sub>CC</sub> = Min V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub>	I <sub>OL</sub> = 4.0 mA		0.27	0.4	Volts
			I <sub>OL</sub> = 8.0 mA		0.32	0.45	
			I <sub>OL</sub> = 12 mA		0.37	0.5	
V <sub>IH</sub>	Input High Level (Except Bus)	Guaranteed input logical High for all inputs		2.0			Volts
V <sub>IL</sub>	Input Low Level (Except Bus)	Guaranteed input logical Low for all inputs		Military		0.7	Volts
				Commercial		0.8	
V <sub>I</sub>	Input Clamp Voltage (Except Bus)	V <sub>CC</sub> = Min, I <sub>in</sub> = -18 mA				-1.2	Volts
I <sub>IL</sub>	Input Low Current (Except Bus)	V <sub>CC</sub> = Max, V <sub>in</sub> = 0.4 V				-0.36	mA
I <sub>IH</sub>	Input High Current (Except Bus)	V <sub>CC</sub> = Max, V <sub>in</sub> = 2.7 V				20	μA
I <sub>in</sub>	Input High Current (Except Bus)	V <sub>CC</sub> = Max, V <sub>in</sub> = 5.5 V				100	μA
I <sub>SC</sub>	Output Short Circuit Current (Except Bus)	V <sub>CC</sub> = Max		-12		-65	mA
I <sub>CC</sub>	Power Supply Current	V <sub>CC</sub> = Max, All inputs = Gnd			75	110	mA
I <sub>O</sub>	Off-State Output Current (Receiver Outputs)	V <sub>CC</sub> = Max	V <sub>O</sub> = 2.4 V			20	μA
			V <sub>O</sub> = 0.4 V			-20	

NOTES: 1. For conditions shown as Min or Max, use the appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical limits are at V<sub>CC</sub> = 5.0 V, 25°C ambient and maximum loading.


3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

SWITCHING CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Parameter	Description	Test Conditions	MC2907XM			MC2907XC			Unit
			Min	Typ (Note 2)	Max	Min	Typ (Note 2)	Max	
t <sub>PHL</sub>	Driver Clock (DRCP) to Bus	C <sub>L</sub> (Bus) = 50 pF	–	21	40	–	21	36	ns
t <sub>PLH</sub>		R <sub>L</sub> (Bus) = 50 Ω	–	21	40	–	21	36	
t <sub>PHL</sub>	Bus Enable (BE) to Bus		–	13	26	–	13	23	ns
t <sub>PLH</sub>			–	13	26	–	13	23	
t <sub>s</sub>	A Data Inputs	C <sub>L</sub> = 15 pF	25	–	–	23	–	–	ns
t <sub>h</sub>		R <sub>L</sub> = 2.0 k	8.0	–	–	7.0	–	–	
t <sub>PW</sub>	Clock Pulse Width (High)		28	–	–	25	–	–	ns
t <sub>PLH</sub>	Bus to Receiver Output (Latch Enabled)		–	18	37	–	18	34	ns
t <sub>PHL</sub>			–	18	37	–	18	34	
t <sub>PLH</sub>	Latch Enable to Receiver Output		–	21	37	–	21	34	ns
t <sub>PHL</sub>			–	21	37	–	21	34	
t <sub>s</sub>	Bus to Latch Enable (RLE)		21	–	–	18	–	–	ns
t <sub>h</sub>			7.0	–	–	5.0	–	–	
t <sub>PLH</sub>	A or B Data to Odd Parity (Driver Enabled)		–	21	40	–	21	36	ns
t <sub>PHL</sub>			–	21	40	–	21	36	
t <sub>PLH</sub>	Bus to Odd Parity Out (Driver Inhibited)		–	21	40	–	21	36	ns
t <sub>PHL</sub>			–	21	40	–	21	36	
t <sub>PLH</sub>	Latch Enable (RLE) to Odd Parity Output		–	21	40	–	21	36	ns
t <sub>PHL</sub>			–	21	40	–	21	36	
t <sub>ZH</sub>	Output Control to Output		–	14	28	–	14	25	ns
t <sub>ZL</sub>			–	14	28	–	14	25	
t <sub>HZ</sub>	Output Control to Output	C <sub>L</sub> = 5.0 pF	–	14	28	–	14	25	ns
t <sub>LZ</sub>		R <sub>L</sub> = 2.0 k	–	14	28	–	14	25	




LOGIC DIAGRAM



4

INPUT/OUTPUT CURRENT INTERFACE CONDITIONS




FUNCTION TABLE

		Inputs			Internal to Device		Bus	Output	Function
A <sub>n</sub>	DRCP	BE	RLE	OE	D <sub>n</sub>	Q <sub>n</sub>	B <sub>n</sub>	R <sub>n</sub>	
X	X	H	X	X	X	X	H	X	Driver output disable
X	X	X	X	H	X	X	X	X	Receiver output disable
X	X	H	L	L	X	L	L	H	Driver output disable and receive data via Bus input
X	X	H	L	L	X	H	H	L	Driver output disable and receive data via Bus input
X	X	X	H	X	X	NC	X	X	Latch received data
L	↑	X	X	X	L	X	X	X	Load driver register
H	↑	X	X	X	H	X	X	X	Load driver register
X	L	X	X	X	NC	X	X	X	No driver clock restrictions
X	H	X	X	X	NC	X	X	X	No driver clock restrictions
X	X	L	X	X	L	X	H	X	Drive Bus
X	X	L	X	X	H	X	L	X	Drive Bus

H = High      Z = High impedance      X = Don't care  
 L = Low      NC = No change      ↑ = Low-to-high transition


SWITCHING WAVEFORMS



PARITY OUTPUT FUNCTION TABLE

BE	ODD Parity Output
L	ODD = A0 ⊕ A1 ⊕ A2 ⊕ A3
H	ODD = Q0 ⊕ Q1 ⊕ Q2 ⊕ Q3

LOAD TEST CIRCUIT



DEFINITIONS OF FUNCTIONAL TERMS

<p><b>DRCP</b>      Driver Clock Pulse. Clock pulse for the driver register.</p> <p><b><math>\overline{BE}</math></b>      Bus Enable. When the Bus Enable is Low, the four drivers are in the high impedance state.</p> <p><b><math>\overline{Bus0}, \overline{Bus1}, \overline{Bus2}, \overline{Bus3}</math></b>      The four driver outputs and receiver inputs (data is inverted).</p> <p><b>R0, R1, R2, R3</b>      The four receiver outputs. Data from the bus is inverted while data from the A input is non-inverted.</p>	<p><b><math>\overline{RLE}</math></b>      Receiver Latch Enable. When <math>\overline{RLE}</math> is Low, data on the Bus inputs is passed through the receiver latches. When <math>\overline{RLE}</math> is High, the receiver latches are closed and will retain the data independent of all other inputs.</p> <p><b>ODD</b>      Odd parity output. Generates parity with the driver enabled, checks parity with the driver in the high impedance state.</p> <p><b><math>\overline{OE}</math></b>      Output Enable. When the <math>\overline{OE}</math> input is High, the four three-state receiver outputs are in the high impedance state.</p>
---	---



APPLICATIONS

