SCAN TEST DEVICES WITH OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS

T-46-07-27


TI0223--- D3641, JUNE 1990

- Members of Texas Instruments SCOPE™
 Family of Testability Products
- Octal Test Integrated Circuits
- Compatible With the IEEE Standard 1149.1 (JTAG) Serial Test Bus
- Functionally Equivalent to SN54/74F374 and SN54/74BCT374 in the Normal Function Mode
- Test Operation Synchronous to Test Access Port (TAP)
- Implement Optional "Test Reset" Signal on TAP by Recognizing a Double-High on TMS Pin
- SCOPE™ Instruction Set
 - Conform to the IEEE 1149.1 Boundary Scan
 - Provide Data Compression of Inputs
 - Provide Pseudo-Random Pattern Generation From Outputs
 - Sample input/Toggle Output Mode
 - Output to High-Impedance State Mode
- Fabricated Using TI State-of-the-Art BICMOS Technology
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs


description

The SN54BCT8374 and SN74BCT8374 are members of Texas Instruments SCOPE™ testability IC family. This family of components blends test circuitry with standard logic functions to facilitate testing of complex circuit board assemblies. Scan access to the test circuitry is accomplished via the 4-wire test access port (TAP) Interface.

SN54BCT8374 ... JT PACKAGE SN74BCT8374 ... DW OR NT PACKAGE



SN54BCT8374 ... FK PACKAGE (TOP VIEW)



NC-No internal connection

in the normal mode these devices are functionally equivalent to the SN54/74F374 and SN54/74BCT374 octal D-type flip-flops. In the test mode, the test circuitry can be activated by the TAP to take snapshot samples of the data appearing at the device pins or to perform a self test on the boundary test cells. Activating the TAP in the normal mode does not affect the functional operation of the SCOPE™ octal flip-flops.

In the test mode the normal operation of the SCOPE™ octal flip-flop is inhibited and the test circuitry is enabled to observe and control the device's I/O boundary. When enabled, the test circuitry can perform boundary scan test operations as described in the IEEE Standard 1149.1 specification. Four dedicated test pins are used to control the operation of the test circuitry: TDI (test data in), TDO (test data out), TMS

SCOPE is a trademark of Texas Instruments Incorporated,

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Yeass instruments standard warranty. Production processing does no necessarily include testing of all perspecters.



Copyright @ 1990, Texas Instruments Incorporated

11-248

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TI0223—D3641, JUNE 1990

description (continued)

T-46-07-27


(test mode select), and TCK (test clock). Additionally, the test circuitry can perform other testing functions such as parallel signature analysis on data inputs and pseudo-random pattern generation from data outputs. All testing and scan operations are synchronized to the TAP interface.

The SN54BCT8374 is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74BCT8374 is characterized for operation from 0°C to 70°C.


FUNCTION TABLE (Normal Mode) (Each Flip-Flop)

INPUTS	OUTPUT	
CLK	Q	
1	Н	Н
1	L	Ĺ
L	Х	Q ₀
Х	X	Z
	CLK ↑ ↑ L	CLK D ↑ H ↑ L L X

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.



TI0223-D3641, JUNE 1990




FIGURE 1. TAP STATE DIAGRAM

state diagram description

The TAP proceeds through the states shown in Figure 1 according to the IEEE Standard 1149.1. There are six stable states (indicated by a looping arrow in Figure 1) and ten unstable states in the diagram. A stable state is defined as a state the TAP can retain for consecutive TCK cycles. Any state that does not meet this criterion is an unstable state.

There are two main paths through the state diagram, one to manipulate a data register and one to manipulate the instruction register. It is necessary to finish manipulating one register before accessing another.

D3841, JUNE 1990-TI0223

state diagram description (continued)

T-46-07-27

Test-Logic-Reset

In this state, the test logic is not active and the device operates in its normal function mode. The state diagram is constructed such that the TAP will return to this state in no more than five TCK cycles if TMS is high. The TMS pin has an internal pullup resistor that will force it high if left unconnected, or if a board defect causes it to be open-circuited. The device powers up in the Test-Logic-Reset state.

Run-Test/idle

The TAP must pass through this state before executing any test operations. The test operations controlled by the boundary control register (see Table 2) are performed while in the Run-Test/Idle state.

Select-DR-Scan, Select-IR-Scan

No specific function is performed in these states, and the TAP will exit either of them on the next TCK cycle.

Capture-DR

The selected data register is placed in the scan path. Depending on the current instruction, data may or may not be loaded or captured by that register on the rising edge of TCK causing the TAP state to change. On the falling edge of TCK in Capture-DR, TDO goes from the high-impedance state to the active state. If the TAP has not passed through the Test-Logic-Reset state since the last scan operation, TDO will enable to the level present when it was last disabled. If the TAP has passed through the Test-Logic-Reset state since the last scan operation, TDO will enable to a low level.

Shift-DR

While in this state, data is serially shifted through the selected data register from TDI to TDO on each TCK cycle. The first shift does not occur until the first TCK cycle after entering this state (i.e., no shifting occurs during the TCK cycle in which the TAP changes from Capture-DR to Shift-DR or from Exit2-DR to Shift-DR).

Exit1-DR, Exit2-DR

These are temporary states used to end the shifting process. It is possible to return to the Shift-DR state from either Exit1-DR or Exit2-DR without recapturing the data register. The last shift occurs on the TCK cycle in which the TAP state changes from Shift-DR to Exit1-DR.

Pause-DR

The TAP can remain in this state indefinitely. The Pause-DR state provides the capability of suspending and resuming shift operations without loss of data.

Undate-DR

If the current instruction calls for the latches in the selected data register to be updated with current data, the latches are updated during this, and only this, state. TDO goes to the high-impedance state on the falling edge of TCK in Update-DR.

Capture-IR

The instruction register is preloaded with a 10000001 pattern and placed in the scan path. On the falling edge of TCK in Capture-IR, TDO goes from the high-impedance state to the active state. If the TAP has not passed through the Test-Logic-Reset state since the last scan operation, TDO will enable to the level present when it was last disabled. If the TAP has passed through the Test-Logic-Reset state since the last scan operation, TDO will enable to a low level.

Shift-IR

While in this state, data is serially shifted through the instruction register from TDI to TDO on each TCK cycle. The first shift does not occur until the first TCK cycle after entering this state (i.e., no shifting occurs during the TCK cycle in which the TAP changes from Capture-IR to Shift-IR or from Exit2-IR to Shift-IR).



TI0223-D3641, JUNE 1990

state diagram description (continued)

T-46-07-27

Exit1-IR, Exit2-IR

These are temporary states used to end the shifting process. It is possible to return to the Shift-IR state from either Exit1-IR or Exit2-IR without recapturing the instruction register. The last shift occurs on the TCK cycle in which the TAP state changes from Shift-IR to Exit1-IR.

Dauga-IR

The TAP can remain in this state indefinitely. The Pause-IR state provides the capability of suspending and resuming shift operations without loss of data.

Update-IR

The latches shadowing the instruction register are updated with the new instruction. TDO goes to the high-impedance state on the falling edge of TCK in Update-IR.

instruction register description

Serial test information is conveyed by means of a 4-wire test bus. Commands, data, and control signals are all passed along the 4-wire bus. The function of the TAP is to extract the state control information and synchronous control signals for the bus and generate the appropriate on-chip control signals for the test structures in the device. The TAP monitors two signals from the bus, TCK and TMS. Figure 1 shows the TAP state diagram. The functional block diagram illustrates the IEEE Standard 1149.1 4-wire test bus and boundary scan architecture, and the relationship between the TAP, the test bus, and the boundary scan test elements.

Data is captured on the rising edge of TCK. Outputs change after the falling edge of TCK.

As shown in the functional block diagram, the 'BCT8374 contains an eight-bit instruction register and three data registers: the 18-bit boundary scan register, the two-bit boundary control register, and the one-bit bypass register. Any register can be thought of as a serial shift register with a shadow latch on each bit. Latches may be loaded during the Update-DR and Update-IR TAP states.

The instruction register (IR) is eight bits long and is used to tell the device what instruction is to be executed. Information contained in the instruction includes the test operation to be performed, the state of the functional inputs and outputs (whether or not the device will perform its normal function during the test operation), which of the three data registers is to be selected for inclusion in the scan path during the next data register scan operation, and the source of the data preloaded in the data register during the Capture-DR state. Table 1 lists the instructions supported by the 'BCT8374. Any SCOPE™ instructions not supported default to BYPASS.

The IR is loaded during the Capture-IR state with the value 10000001. As an instruction is shifted in, this value is shifted out via TDO and can be inspected as verification that the IR is in the scan path.

The instruction register order of scan is shown in Figure 2.




FIGURE 2. INSTRUCTION REGISTER ORDER OF SCAN

SN54BCT8374, SN74BCT8374

SCAN TEST DEVICES WITH OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS

data register descriptions

boundary scan register

The boundary scan register (BSR) contains 18 bits, one for each functional input and output on the device. The BSR is used to store test data that is to be applied internally and/or externally to the device, and to capture and store data that is applied to the functional inputs and outputs of the device. The origination of the value loaded in the BSR during the Capture-DR state is determined by the current instruction.

The boundary scan register order of scan is shown in Figure 3.




FIGURE 3. BOUNDARY SCAN REGISTER ORDER OF SCAN

boundary control register

The boundary control register (BCR) contains two bits and is used to implement additional test operations not included in the SCOPE™ instruction set, including pseudo-random pattern generation (PRPG) and parallel signature analysis (PSA) operations. The BCR retains its current value during the Capture-DR state. The BCR resets to the PSA operation.

The boundary control register order of scan is shown in Figure 4.

FIGURE 4. BOUNDARY CONTROL REGISTER ORDER OF SCAN

bypass register

The bypass register is a one-bit scan path that can be selected to shorten the length of the system scan path, thereby reducing the number of bits per test pattern that must be applied to complete a test operation. The bypass register is loaded with a logic 0 during the Capture-DR state.

The bypass register order of scan is shown in Figure 5.



FIGURE 5. BYPASS REGISTER ORDER OF SCAN



11-254

TI0223--- D3641, JUNE 1990

TABLE 1. INSTRUCTION REGISTER OPCODES

T-46-07-27

BINARY CODE†‡ BIT 7 → BIT 0 MSB → LSB	SCOPE OPCODE	DESCRIPTION	SELECTED DATA REGISTER	MODE
X0000000	EXTEST	Boundary Scan	Boundary Scan	Test
X0000001	BYPASS [§]	Bypass Scan	Bypass	Normal
X0000010	SAMPLE	Sample Boundary	Boundary Scan	Normal
X0000011	INTEST	Boundary Scan	Boundary Scan	Test
X0000100	BYPASS	Bypass Scan	Bypass	Normal
X0000101	BYPASS*	Bypass Scan	Bypass	Normal
X0000110	TRIBYP	Control Boundary to High-Impedance	Bypass	Modified Tes
X0000111	SETBYP	Control Boundary to 1/0	Bypass	Test
X0001000	BYPASS*	Bypass Scan	Bypass	Normal
X0001001	RUNT	Boundary Run Test	Bypass	Test
X0001010	READBN	Boundary Read	Boundary Scan	Normal
X0001011	READBT	Boundary Read	Boundary Scan	Test
X0001100	CELLTST	Boundary Self-test	Boundary Scan	Normal
X0001101	TOPHIP	Boundary Toggle Outputs	Bypass	Test
X0001110	SCANCN	Boundary Control Register Scan Boundary Control		Normai
X0001111	SCANCT	Boundary Control Register Scan	Boundary Control	Test
ALL OTHER	BYPASS	Bypass Scan Bypass		Normal

† The SCOPE instruction set specifies even parity in the eight-bit instruction. This feature is not implemented in the 'BCT8374.

instruction register opcode descriptions

The 'BCT8374 runs test instructions based on the value scanned into the instruction register. The test functions are defined as follows:

boundary scan

This instruction simultaneously executes the IEEE Standard 1149.1 EXTEST and INTEST instructions. The boundary scan register is selected in the scan path. Data appearing at the device inputs and outputs is captured. Data previously loaded into the boundary scan register is applied to the device inputs and through the device outputs.

bypass scan

Conforms to the IEEE Standard 1149.1 BYPASS instruction. The one-bit bypass register is selected in the scan path. A logic 0 is loaded in the bypass register. The device operates in the normal mode.

sample boundary

Conforms to the IEEE Standard 1149.1 SAMPLE instruction. Data appearing at the device inputs and outputs is sampled without affecting normal device operation. The boundary scan register is selected in the scan path.

control boundary to high-impedance

The device outputs are placed in the high-impedance state. The bypass register is selected in the scan path. Device inputs remain operational, and the internal logic function will be performed.

control boundary to 1/0

The data in the boundary scan register is applied to the functional inputs and through the device outputs. The bypass register is selected in the scan path.



[‡] X = Don't care.

A SCOPE opcode exists but is not supported in the 'BCT8374.

TEXAS INSTR (LOGIC)

8961723 0091045 3 **E**TII3

SN54BCT8374, SN74BCT8374

SCAN TEST DEVICES WITH OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS

D3641, JUNE 1990-Ti0223

T-46-07-27

instruction register opcode descriptions (continued)

boundary run test

A test operation is run as decoded by the boundary control register. The desired test must be preloaded in the boundary control register, and the TAP placed in the Run-Test/Idle state. The four test operations decoded by the boundary control register are:

-parallel signature analysis (PSA)

Data appearing on the functional data inputs is compressed into sixteen bits. An initial seed value should be scanned into the boundary scan register prior to performing this operation. Figure 6 shows the algorithm through which the signature is generated.

-pseudo-random pattern generation (PRPG)

A pseudo-random pattern is generated at the functional outputs. An initial seed value should be scanned into the boundary scan register prior to performing this operation. Figure 7 shows the algorithm through which the patterns are generated. Note that a seed value of all zeroes will not produce additional patterns.

-simultaneous PSA and PRPG

Both PSA and PRPG operations are performed as shown in Figure 8.

-sample inputs/toggle outputs

Data appearing at the functional inputs is sampled on each TCK rising edge, and the functional outputs are toggled on each TCK falling edge.

boundary read

The boundary scan register is selected in the scan path. No load operation is performed prior to shifting. This instruction is useful for inspecting data after a PSA operation.

The two-bit boundary control register is placed in the scan path. This register must be loaded prior to executing a boundary run test operation.

boundary self-test

The boundary scan register is selected in the scan path. This operation tests the logic in the boundary scan cells by loading the inverse of the current value of the cells. By loading a known value in the boundary scan register, executing CELLTST, and inspecting the resulting data through a scan operation, the integrity of the boundary scan register can be verified.

boundary toggle outputs

Functional outputs are toggled on each TCK falling edge. Data appearing on the device's functional inputs is not captured.

tap bits for PSA and PRPG

The BCR opcodes are shown in Table 2. The use of these tap bits and the algorithms used for 8- and 16bit PSA and PRPG operations are shown in Figures 6 through 8. The two control inputs, CLK and OE, are ignored during these operations.

TABLE 2. BOUNDARY CONTROL REGISTER OPCODES

BINARY CODE BIT 1 → BIT 0 MSB → LSB	DESCRIPTION
00	Sample inputs/toggle outputs
01	PRPG/16-bit mode
10	PSA/16-bit mode
11	Simultaneous PRPG and PSA/8-bit mode



11-256

POST OFFICE BOX 655303 - DALLAS, TEXAS 75265

TI0223--- D3641, JUNE 1990

T-46-07-27




FIGURE 6. 16-BIT PSA CONFIGURATION

A PSA operation on the 8 data inputs proceeds as the 8 data outputs are held static.




FIGURE 7. 16-BIT PRPG CONFIGURATION

A PRPG operation from the 8 data outputs proceeds while the inputs are ignored.




FIGURE 8. 8-BIT PSA AND PRPG CONFIGURATION

Simultaneously, an 8-bit PSA operation proceeds on the 8 data inputs, while an 8-bit PRPG operation proceeds from the 8 data outputs.



D3641, JUNE 1990-TI0223

T-46-07-27

timing description

All test operations of the 'BCT8374 are synchronous to TCK. Data on the TDI, TMS, and functional inputs is captured on the rising edge of TCK. Data appears on the TDO and functional output pins on the falling edge of TCK.


The 'BCT8374 is advanced through its state diagram (see Figure 1) by changing the value of TMS and applying a clock pulse to TCK. A simple timing example is shown in Figure 9. In this example, the device begins in the Test-Logic-Reset state and is loaded with an instruction to select the bypass register in the scan path. The binary logic value 101 is shifted through the bypass register from TDI to TDO, and the device is returned to the Test-Logic-Reset state. Table 3 explains the function of the test circuitry during each TCK cycle.

TABLE 3. EXPLANATION OF TIMING EXAMPLE

TCK CYCLE(S)	TAP STATE	· DESCRIPTION/COMMENT
	AFTER TCK	and the second s
1	Test-Logic-Reset	Recycle on reset state.
2	Run-Test/idle	Begin advancing towards desired state.
3	Select-DR-Scan	
4	Select-IR-Scan	
5	Capture-IR	IR loads with 10000001; TDO becomes active after falling edge of TCK.
6	Shift-IR	Ready to shift in instruction; TDI must be active before next clock.
7-13	Shift-IR	A BYPASS instruction (11111111) is serially loaded into the IR.
		Note that TMS goes high prior to TCK ≠14. The last bit of the instruction is shifted in as the TAP
14	Exitt-IR	advances from Shift-IR to Exit1-IR.
4.		The IR is updated with the new instruction, TDO goes inactive (high-impedance) on the falling edge of
15	Update-IR	TCK #15.
16	Select-DR-Scan	,
17	Capture-DR	The bypass register loads with a logic 0; TDO becomes active.
18	Shift-DR	The bypass register is now in the scan path. Data will shift from TDI to TDO.
		The binary value '101' is shifted from TDI to TDO through the bypass register. Note that the last value
19-20	Shift-DR	shifted in (a logic 1) remains in the bypass register and is not shifted to the next test element.
21	Exit1-DR	
22	Update-DR	
23	Select-DR-Scan	· · · · · · · · · · · · · · · · · · ·
24	Select-IR-Scan	
25	Test-Logic-Reset	Test operation completed,

SCAN TEST DEVICES WITH OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS

TI0223--- D3641, JUNE 1990



D3641, JUNE 1990-Ti0223

T-46-07-27

absolute maximum ratings over operating free-air temperature range (unless othe	rwise noted)†
Supply voltage range, VCC	-0.5 V to 7 V
Input voltage range, V ₁	-0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage applied to any output in the high state	-0.5 V to VCC
Current into any output in the low state: SN54BCT8374 (TDO)	
SN54BCT8374 (Any Q)	
SN74BCT8374 (TDO)	48 mA
SN74BCT8374 (Any Q)	128 mA
Operating free-air temperature range: SN54BCT8374	-55°C to 125°C
SN74BCT8374	0°C to 70°C
Storage temperature range	-65°C to 150°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			SN54BCT8374			SN74BCT8374			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	٧
VIH					120	2			٧
VIHH	Double high-level input voltage	TMS	10		N 12	10		12	٧
VIL	Low-level input voltage			^ ♦	8.0			8.0	>
11K	Input clamp current			<u> </u>	-18			- 18	mΑ
		TDO	A	S	-3			-3	mA
HO	High-level output current	Any Q	20,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	-12			-15	111/4
		TDO	d.		20			24	mA
IOL	Low-level output current	Any Y			48			64	IIIA
TA	Operating free-air temperature		-55		125	0		70	*C

T-46-07-27

TI0223--- D3641, JUNE 1990

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54BCT8374			SN74BCT8374			T	
	IAME (EII			MIN	TYPI	MAX	MIN	TYP	MAX	UNIT	
VIK		$V_{CC} = 4.5 V$	ij = −18 mA				-1,2			-1.2	٧
		VCC = 4.75 V		IOH = -3 mA	2.7	3,4		2.7	3,4		
	Any Q			IOH = -3 mA	2.4	3,4		2.4	3.4		
Vон	Ally Ca	VCC = 4.5 V		IOH = -12 mA	2	3.2			-		
*UH				IOH = -15 mA				2	3.1		٧
	TDO	VCC = 4.5 V		IOH = -1 mA	2.5	3.4		2,5	3.4		
	100	VCC - 4.0 V		IOH = -3 mA	2.4	3.3		2.4	3.3		1
	Any Q	V _{CC} = 4.5 V		IOL = 48 mA	T	0.38	0.55				
Vol	7417 0	VCC - 4.5 V		IOL = 64 mA					0.42	0.55	
VOL.	TDO	VCC = 4.5 V		IOL = 20 mA		0.3	0.1 -100				<u> </u>
	1.55	VCC 4.0 V		IOL = 24 mA	T		1/2		0.35	0.5	
lı		$V_{CC} = 5.5 V$	V _I = 5.5 V			26	0.1			0.1	mA
liH.		$V_{CC} = 5.5 \text{ V},$	V _I = 2.7 V		-1	<u> </u>	-100	1		-100	μΑ
IHH.	TMS	VCC = 5.5 V,	V _l = 10 V		1	2	1			1	mA
IL.		$V_{CC} = 5.5 V$	$V_{ } = 0.5 V$	<u> </u>	CO.		-200			-200	μΑ
lozh	Any Q	$V_{CC} = 5.5 V$	$V_0 = 2.7 V$		-1 -0		50		-	50	
102H	TDO	VCC = 5.5 V,	$V_0 = 2.7 V$		-1		-100	-1		-100	μΑ
lozL	Any Q	$V_{CC} = 5.5 V_i$	$V_0 = 0.5 V$				-50			-50	
	TDO	$V_{CC} = 5.5 V$	$V_0 = 0.5 V$				-200			-200	μΑ
los‡		$V_{CC} = 5.5 V_i$	$V_O = 0$		-100		-225	-100		-225	mA
				Outputs high		3.5	7		3.5	7	
ICC		VCC = 5.5 V, Outputs open		Outputs low		35	52		35	52	mA.
				Outputs disabled		1.5	3		1.5	3	
G		VCC = 5 V,	V _I = 2.5 V or 0	0.5 V		10			10		pF
Co		VCC = 5 V,	Vo = 2.5 V or	0.5 V		14			14		pF

[†] All typical values are at VCC = 5 V, TA = 25°C.

† Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

D3641, JUNE 1990-TI0223

timing requirements

T-46-07-27

		-	V _{CC} = 5 V, T _A = 25°C			VC T/	1111				
					'54BC	T8374	'74BCT8374		UNIT		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX		
fclock	Clock frequency	TCK	0		20	0	20	0	20		
		CLK	0		70	0	70	0	70	MHz	
		TCK high or low	25			25		25			
tw	Pulse duration	CLK high or low	5			5		5		ns	
		TMS reset high	50			50	3	50			
		Data before CLK ↑	3			3	<u>u</u>	3			
		TMS before TCK ↑	12			12	v	12		1	
t _{eu}	Setup time	TDI before TCK ↑	6			8,	Ç .	6		ns	
		Any D before TCK ↑	6			64	*	6			
		OE before TCK ↑	6			- 5		6		ĺ	
		Data after CLK J	2			Q		2		· · · · · ·	
		TMS after TCK T	0			$\sigma \sigma_{k}$		0		i .	
th	Hold time	TDI after TCK ↑	4.5			24.5		4.5		ns	
		Any Dafter TCK T	4.5			4.5		4.5			
		ŌĒ after TCK↑	4.5			4.5		4.5			
^t pu		Wait time, power up to TCK↑	100	~		100		100		ns	

^{*} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

TI0223-D3641, JUNE 1990

tching characte	eristics (see Fig	jure 10)	T-46-	-07-	27							
PARAMETER FROM TO (INPUT) (OUTPUT)		PAHAMETER (INPUT) (OUTPUT) $R2 = 500 \Omega$, $T_A = 25^{\circ}C$ 'BCT8374						VCC = 4.5 V to 5.5 V, CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω, TA = MIN to MAX† '54BCT8374 '74BCT8374				UNIT
fmax	TCK		20		MAX	MIN 20	MAX	MIN 20	MAX	MHz		
†PLH			3	7.1	10	3	12.5	3	11.5	WINZ		
tpHL	CLK	Any Q	3	7.4	10.5	3	12.5	3	12	ns		
^t PLH	7041		3.9	10.9	15.7	3.9	21.5	3.9	19.8			
tPHL	TCK↓	Any Q	3.9	10.8	15.3	3.9	21,5	3.9	19.5	пз		
tPLH .	TOV	TDO	3.2	8.5	12.3	3.2	16.8	3.2	15.4	ns		
tpHL	TCK↓		3.2	8.3	12	3.2	18:3	3.2	15			
tPLH	тск↑	4	6.2	13.9	21	6.2	29	6.2	25			
t _{PHL}	101(1	Any Q	6.6	15	22	6.6	29.6	6.6	26	ns		
tPZH	ŌĒ	Any Q	2.4	6.5	9	2,4	S 11	2.4	10.6	ns.		
tPZL			3	7.8	10.9	3.5	12.9	3	12			
t _{PHZ}	ŌĒ	Any Q	2.5	7.1	9.5	2.5	10,9	2.5	10			
tpLZ	- OL	Ally Q	2.4	6.4	9	2.4	10.5	2.4	9,5	ns		
tPZH	тск↓	Q	4.7	11.7	16.7	4:7	23.1	4.7	21.1			
tPZL	1010	, x	5.5	13.6	19.7	€ 5,5	24.4	5,5	22.9	ns		
^t PHZ	TCK ↓	Any Q	3.4	9	13.2	3.4	18.7	3.4	17.3	 		
^t PLZ	.0	Ally G	3.6	10	14.6	3.6	19.5	3.6	17.8	ns		
tPZH	TCK L	TDO	2.4	6.2	9	2.4	11.3	2.4	10.8			
tPZL			3.2	7,6 .	10.6	3.2	13.2	3.2	12.6	ns		
t _{PHZ}	TCK↓	TDO	2.6	7.1	10.2	2.6	13	2.6	12.8			
tPLZ			2.2	5.9	8,7	2.2	12.7	2.2	11.6	ns		


† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

PARAMETER MEASUREMENT INFORMATION 7 V S1 R1 FROM OUTPUT UNDER TEST TEST POINT R2 (See Note A) LOAD CIRCUIT


SWITCH POSITION TABLE

T-46-07-27


TEST	S1
tPLH	Open
tPHL	Open
tPZH	Open
tPZL.	Closed
tPHZ	Open
†PLZ	Closed




VOLTAGE WAVEFORMS SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS PULSE DURATIONS



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

NOTES: A. CL includes probe and jig capacitance.

- B. Input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z₀ = 50 Ω, t_f ≤ 2.5 ns, t_f ≤ 2.5 ns.
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

D. The outputs are measured one at a time with one input transition per measurement.

FIGURE 10. LOAD CIRCUIT AND VOLTAGE WAVEFORMS



11-264

POST OFFICE BOX 655303 · DALLAS, TEXAS 75265