

16-bit edge triggered D-type flip-flop with 30Ω series termination resistors; (3-State)

74LVC162374A
74LVCH162374A

FEATURES

- 5 volt tolerant inputs/outputs for interfacing with 5V logic
- Wide supply voltage range of 1.2 V to 3.6 V
- Complies with JEDEC standard no. 8-1A
- CMOS low power consumption
- MULTIBYTE™ flow-through standard pin-out architecture
- Low inductance multiple power and ground pins for minimum noise and ground bounce
- Direct interface with TTL levels
- All data inputs have bushhold (74LVCH162374A only)
- Integrated 30Ω termination resistors

DESCRIPTION


The 74LVC(H)162374A is a 16-bit edge-triggered flip-flop featuring separate D-type inputs for each flip-flop and 3-State outputs for bus oriented applications. The 74LVC(H)162374A consists of 2 sections of eight edge-triggered flip-flops. A clock (CP) input and an output enable (\overline{OE}) are provided for each octal. Inputs can be driven from either 3.3V or 5V devices. In 3-State operation, outputs can handle 5V. These features allow the use of these devices in a mixed 3.3V/5V environment.

The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the LOW-to-HIGH CP transition.

When \overline{OE} is LOW, the contents of the flip-flops are available at the outputs. When \overline{OE} is HIGH, the outputs go to the high impedance OFF-state. Operation of the \overline{OE} input does not affect the state of the flip-flops.

The 74LVC(H)162374A is designed with 30Ω series termination resistors to reduce line noise.

PIN CONFIGURATION



SW00074

ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | OUTSIDE NORTH AMERICA | NORTH AMERICA | DWG NUMBER |
|------------------------------|-------------------|-----------------------|----------------|------------|
| 48-Pin Plastic SSOP Type III | -40°C to +85°C | 74LVC162374A DL | VC162374A DL | SOT370-1 |
| 48-Pin Plastic TSSOP Type II | -40°C to +85°C | 74LVC162374A DGG | VC162374A DGG | SOT362-1 |
| 48-Pin Plastic SSOP Type III | -40°C to +85°C | 74LVCH162374A DL | VCH162374A DL | SOT370-1 |
| 48-Pin Plastic TSSOP Type II | -40°C to +85°C | 74LVCH162374A DGG | VCH162374A DGG | SOT362-1 |

QUICK REFERENCE DATA

GND = 0V; T_{amb} = 25°C; t_r = t_f ≤ 2.5 ns

| SYMBOL | PARAMETER | CONDITIONS | TYPICAL | UNIT |
|------------------------------------|---|--|---------|------|
| t _{PHL} /t _{PLH} | Propagation delay Dn to Qn | C _L = 50pF V _{CC} = 3.3V | 4.0 | ns |
| f _{MAX} | Maximum clock frequency | | 240 | MHz |
| C _I | Input capacitance | | 5.0 | pF |
| C _{PD} | Power dissipation capacitance per flip-flop | V _I = GND to V _{CC} ¹ | 28 | pF |

NOTES:

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.


16-bit edge triggered D-type flip-flop with 30Ω series termination resistors; (3-State)

74LVC162374A
74LVCH162374A


PIN DESCRIPTION

| PIN NUMBER | SYMBOL | NAME AND FUNCTION |
|--------------------------------|-----------------|----------------------------------|
| 1 | 1OE | Output enable input (active LOW) |
| 2, 3, 5, 6, 8, 9, 11, 12 | 1Q0 to 1Q7 | 3-State flip-flop outputs |
| 4, 10, 15, 21, 28, 34, 39, 45 | GND | Ground (0V) |
| 7, 18, 31, 42 | V _{CC} | Positive supply voltage |
| 13, 14, 16, 17, 19, 20, 22, 23 | 2Q0 to 2Q7 | 3-State flip-flop outputs |
| 24 | 2OE | Output enable Input (active LOW) |
| 25 | 2CP | Clock input |
| 36, 35, 33, 32, 30, 29, 27, 26 | 2D0 to 2D7 | Data inputs |
| 47, 46, 44, 43, 41, 40, 38, 37 | 1D0 to 1D7 | Data inputs |
| 48 | 1CP | Clock input |

LOGIC SYMBOL



LOGIC DIAGRAM



16-bit edge triggered D-type flip-flop with
30Ω series termination resistors; (3-State)


74LVC162374A
74LVCH162374A

FUNCTION TABLE


| OPERATING MODES | INPUTS | | | INTERNAL FLIP-FLOPS | OUTPUTS |
|-----------------------------------|--------|--------|--------|---------------------|----------|
| | OE | CP | Dn | | Q0 to Q7 |
| Load and read register | L L | ↑ ↑ | l h | L H | L H |
| Load register and disable outputs | H H | ↑ ↑ | l h | L H | Z Z |

H = HIGH voltage level
h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition
L = LOW voltage level
l = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition
Z = high impedance OFF-state
↑ = LOW-to-HIGH CP transition

LOGIC SYMBOL (IEEE/IEC)



BUSHOLD CIRCUIT



**16-bit edge triggered D-type flip-flop with
30Ω series termination resistors; (3-State)**
**74LVC162374A
74LVCH162374A**
ABSOLUTE MAXIMUM RATINGS^{1, 2}

In accordance with the Absolute Maximum Rating System (IEC 134) Voltages are referenced to GND (ground = 0V)

| SYMBOL | PARAMETER | CONDITIONS | LIMITS | | UNIT |
|-------------------|---|--|--------|----------------|------|
| | | | MIN | MAX | |
| V_{CC} | DC supply voltage | | -0.5 | +6.5 | V |
| I_{IK} | DC input diode current | $V_I < 0$ | - | -50 | mA |
| V_I | DC input voltage | Note 3 | -0.5 | +6.5 | V |
| I_{OK} | DC output diode current | $V_O > V_{CC}$ or $V_O < 0$ | - | ±50 | mA |
| V_O | DC output voltage; output HIGH or LOW state | Note 3 | -0.5 | $V_{CC} + 0.5$ | V |
| V_O | DC output voltage; output 3-State | Note 3 | -0.5 | 6.5 | V |
| I_O | DC output source or sink current | $V_O = 0$ to V_{CC} | - | ±50 | mA |
| I_{GND}, I_{CC} | DC V_{CC} or GND current | | - | ±100 | mA |
| T_{stg} | Storage temperature range | | -60 | +150 | °C |
| P_{tot} | Power dissipation per package - SO package - SSOP and TSSOP package | Above +70°C derate linearly 8mW/K Above +60°C derate linearly 5.5mW/K | - | 500 500 | mW |

NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
- The input and output voltage ratings may be exceeded if the input and output clamp current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | CONDITIONS | LIMITS | | UNIT |
|------------|---|--|--------|----------|------|
| | | | MIN. | MAX. | |
| V_{CC} | DC supply voltage (for max. speed performance) | | 2.7 | 3.6 | V |
| V_{CC} | DC supply voltage (for low-voltage applications) | | 1.2 | 3.6 | V |
| V_I | DC Input voltage range | | 0 | 5.5 | V |
| V_O | DC output voltage range; output HIGH or LOW state | | 0 | V_{CC} | V |
| V_O | DC output voltage range; output 3-State | | 0 | 5.5 | V |
| T_{amb} | Operating ambient temperature range in free air | See DC and AC characteristics for individual device | -40 | +85 | °C |
| t_r, t_f | Input rise and fall times | $V_{CC} = 1.2$ to $2.7V$ $V_{CC} = 2.7$ to $3.6V$ | 0 0 | 20 10 | ns/V |

16-bit edge triggered D-type flip-flop with 30Ω series termination resistors; (3-State)

74LVC162374A 74LVCH162374A

DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions

Voltages are referenced to GND (ground = 0V)

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS | | | UNIT |
|------------------------------------|---|--|-----------------------|------------------|------|------|
| | | | Temp = -40°C to +85°C | | | |
| | | | MIN | TYP ¹ | MAX | |
| V _{IH} | HIGH level input voltage | V _{CC} = 1.2V | V _{CC} | | | V |
| | | V _{CC} = 2.7 to 3.6V | 2.0 | | | |
| V _{IL} | LOW level input voltage | V _{CC} = 1.2V | | | GND | V |
| | | V _{CC} = 2.7 to 3.6V | | | 0.8 | |
| V _{OH} | HIGH level output voltage | V _{CC} = 2.7; V _I = V _{IH} or V _{IL} ; I _O = -12mA | V _{CC} -0.5 | | | V |
| | | V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = -100μA | V _{CC} -0.2 | V _{CC} | | |
| | | V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = -18mA | V _{CC} -0.6 | | | |
| | | V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = -24mA | V _{CC} -0.8 | | | |
| V _{OH} | HIGH level output voltage | V _{CC} = 2.7; V _I = V _{IH} or V _{IL} ; I _O = -6mA ⁷ | V _{CC} -0.5 | | | V |
| | | V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = -100μA ⁷ | V _{CC} -0.2 | V _{CC} | | |
| | | V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = -12mA ⁷ | V _{CC} -1.0 | | | |
| V _{OL} | LOW level output voltage | V _{CC} = 2.7V; V _I = V _{IH} or V _{IL} ; I _O = 12mA | | | 0.40 | V |
| | | V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = 100μA | | | 0.20 | |
| | | V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = 24mA | | | 0.55 | |
| V _{OL} | LOW level output voltage | V _{CC} = 2.7V; V _I = V _{IH} or V _{IL} ; I _O = 6mA ⁷ | | | 0.40 | V |
| | | V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = 100μA ⁷ | | | 0.20 | |
| | | V _{CC} = 3.0V; V _I = V _{IH} or V _{IL} ; I _O = 12mA ⁷ | | | 0.55 | |
| I _I | Input leakage current | V _{CC} = 3.6V; V _I = 5.5V or GND; not for I/O pins ⁶ | | ±0.1 | ±5 | μA |
| I _{IHZ} /I _{ILZ} | Input current for common I/O pins | V _{CC} = 3.6V; V _I = 5.5V or GND; output disabled ⁶ | | ±0.1 | ±10 | μA |
| I _{OZ} | 3-State output OFF-state current | V _{CC} = 3.6V; V _I = V _{IH} or V _{IL} ; V _O 5.5V or GND | | 0.1 | ±10 | μA |
| I _{OFF} | Power off leakage current | V _{CC} = 0.0V; V _I or V _O = 5.5V | | | ±10 | μA |
| I _{CC} | Quiescent supply current | V _{CC} = 3.6V; V _I = V _{CC} or GND; I _O = 0 | | 0.1 | 20 | μA |
| ΔI _{CC} | Additional quiescent supply current given per input pin | V _{CC} = 2.7 to 3.6V; V _I = V _{CC} - 0.6V; I _O = 0 | | 5 | 500 | μA |
| I _{BHL} | Bus hold LOW sustaining current | V _{CC} = 3.0V; V _I = 0.8V ^{2, 3, 4} | 75 | | | μA |
| I _{BHH} | Bus hold HIGH sustaining current | V _{CC} = 3.0V; V _I = 2.0V ^{2, 3, 4} | -75 | | | μA |
| I _{BHLO} | Bus hold LOW overdrive current | V _{CC} = 3.6V ^{2, 3, 5} | 500 | | | μA |
| I _{BHHO} | Bus hold HIGH overdrive current | V _{CC} = 3.6V ^{2, 3, 5} | -500 | | | μA |

NOTES:

- All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.
- Valid for data inputs of bus hold parts (LVCH16-A) only.
- For data inputs only, control inputs do not have a bus hold circuit.
- The specified sustaining current at the data input holds the input below the specified V_I level.
- The specified overdrive current at the data input forces the data input to the opposite logic input state.
- For bus hold parts, the bus hold circuit is switched off when V_I exceeds V_{CC} allowing 5.5V on the input terminal.
- For data outputs of damping resistor parts (LVC(H)16-A only).

16-bit edge triggered D-type flip-flop with
30Ω series termination resistors; (3-State)

74LVC162374A
74LVCH162374A

AC CHARACTERISTICS

GND = 0V; $t_R = t_F = 2.5\text{ns}$; $C_L = 50\text{pF}$; $R_L = 500\Omega$; $T_{\text{amb}} = -40^\circ\text{C}$ to $+85^\circ\text{C}$.


| SYMBOL | PARAMETER | WAVEFORM | LIMITS | | | | | UNIT |
|------------------------|---|----------|--------------------------|------------------|-----|-----------------|-----|------|
| | | | $V_{CC} = 3.3V \pm 0.3V$ | | | $V_{CC} = 2.7V$ | | |
| | | | MIN | TYP ¹ | MAX | MIN | MAX | |
| t_{PHL} t_{PLH} | Propagation delay CP to Qn | 1, 4 | | | 8.0 | | 9.0 | ns |
| t_{PZH} t_{PZL} | 3-State output enable time OE to Qn | 2, 4 | | | 8.0 | | 9.0 | ns |
| t_{PHZ} t_{PLZ} | 3-State output disable time OE to Qn | 2, 4 | | | 7.5 | | 8.5 | ns |
| t_W | CP pulse width HIGH or LOW | 1 | 4.0 | | | 5.0 | | ns |
| t_{su} | Set-up time Dn to CP | 3 | 2.0 | | | 2.0 | | ns |
| t_h | hold time Dn to CP | 3 | 2.0 | | | 2.0 | | ns |
| f_{max} | Maximum clock pulse frequency | 1 | | | | | | MHz |

NOTE:


1. All typical values are at $V_{CC} = 3.3V$ and $T_{\text{amb}} = 25^\circ\text{C}$.

AC WAVEFORMS

$V_M = 1.5V$ at $V_{CC} \geq 2.7V$; $V_M = 0.5 V_{CC}$ at $V_{CC} < 2.7V$.
 V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load.
 $V_X = V_{OL} + 0.3V$ at $V_{CC} \geq 2.7V$; $V_X = V_{OL} + 0.1 V_{CC}$ at $V_{CC} < 2.7V$
 $V_Y = V_{OH} - 0.3V$ at $V_{CC} \geq 2.7V$; $V_Y = V_{OH} - 0.1 V_{CC}$ at $V_{CC} < 2.7V$




Waveform 1. Waveforms showing the clock (CP) to output (Qn) propagation delays, the clock pulse width and the maximum clock pulse frequency



Waveform 2. Waveforms showing the 3-State enable and disable times


16-bit edge triggered D-type flip-flop with 30Ω series termination resistors; (3-State)

74LVC162374A
74LVCH162374A



Waveform 3. Waveforms showing the data set-up and hold times for the Dn input to the CP input

TEST CIRCUIT



Waveform 4. Load circuitry for switching times