KB8821/22/23 (1.2G/2.0G/2.5G + 520MHz Dual Frequency Synthesizer)

DATA SHEET Version 1.0

July, 1999

CDMA TEAM
SYSTEM LSI
SEMICONDUCTOR
SAMSUNG ELECTRONICS CO.



INTRODUCTION

The KB8821/22/23 are high performance dual frequency synthesizers with integrated prescalers designed for RF operation up to 1.2GHz/2.0GHz/2.5GHz and IF operation up to 520MHz. The KB8821/22/23 contain dual-modulus prescalers. The RF synthesizer adopts a 64/65 or an 128/129 prescaler(32/33 or 64/65 for the KB8823) and the IF synthesizer adopts an 8/9 or a 16/17 prescaler.


Using a proprietary digital phase-locked-loop technique, the KB8821/22/23 have linear phase detector characteristic and can be used for very stable, low noise local oscillator signal. Supply voltage can range from 2.7V to 4.0V. The KB8821/22/23 are now available in a 20-TSSOP/24-QFN package.

FEATURES

- Very low current consumption(8821:3.5mA, 22:4.5mA, 23:5.5mA)
- Operating voltage range: 2.7 ~ 4.0V
- Selectable power saving mode(Icc=1uA typical @3V)
- · Dual modulus prescaler:

KB8821/22 (RF) 64/65 or 128/129 KB8823 (RF) 32/33 or 64/65 KB8821/22/23 (IF) 8/9 or 16/17

- · Programmability via serial bus interface
- · No dead-zone PFD
- · Variable charge pump output current
- · High speed lock mode



ORDERING INFORMATION

Device	Package	Tem. Range
KB8821/22/23	20-TSSOP-225	-40 ~ +85°C
KB8821/22/23	24-QFN*	-40 ~ +85°C

^{*} QFN : Quad Flat Non-leaded(see Addendum).

APPLICATIONS

- · Cellular telephone systems: KB8821
- Portable wireless communications: KB8822 (PCS/PCN, cordless)
- Wireless Local Area Networks (W-LANs)
 : KB8823
- Other wireless communication systems

BLOCK DIAGRAM




Figure 1. BLOCK DIAGRAM



BLOCK DIAGRAM- Continued





Figure 2. Detailed block diagram



PIN CONFIGURATION



20-Lead(0.173 Wide) Thin Shrink Small Outline Package(20-TSSOP)

- 1. pin #9 = pin #17(internally connected).
- 2. Do not tie up Vp and VDD
 - : Vp is the source of digital noises. The power for analog part is supplied by VDD. If Vp and VDD are tied together, noisy Vp corrupts the power source for the analog part.




PIN DESCRIPTION

Pin No	Symbol	1/0	Description
1	VDD1	-	Power supply voltage input for the RF PLL part. Vdd1 must equal Vdd2. In order to reject supply noise, bypass capacitors must be placed as close as possible to this pin and be connected directly to the ground plane.
2	Vp1	-	Power supply voltage input for RF charge pump(≥ VDD1).
3	CPoRF	0	Internal RF charge pump output for connection to an external loop filter whose filtered output drives an external VCO.
4	GND	-	Ground for RF digital blocks.
5	finRF	I	RF prescaler input. The signal comes from the external VCO.
6	finRF	I	The complementary input of the RF prescaler. A bypass capacitor must be placed as close as possible to this pin and be connected directly to the ground plane. The bypass capacitor is optional with some loss of sensitivity.
7	GND	-	Ground for RF analog blocks.
8	OSCin	I	Reference counter input. TCXO is connected via a coupling capacitor.
9	GND	-	Ground for IF digital blocks.
10	foLD	0	Multiplexed output of the RF/IF programmable counters, the reference counters, the lock detect signals and the shift registers. The output level is CMOS level. (see fout Programmable Truth Table)
11	CLOCK	I	CMOS clock input. Serial data for the various counters is transfered into the 22-bit shift register on the rising edge of the clock signal.
12	DATA	I	Binary serial data input. The MSB of CMOS input data is entered first. The control bits are on the last two bits. CMOS input.
13	LE	I	Load enable CMOS input. When LE becomes high, the data in the shift register is loaded into one of the four latches(by the control bits).
14	GND	-	Ground for IF analog blocks.
15	finIF	I	The complementary input of the IF prescaler. A bypass capacitor must be placed as close as possible to this pin and be connected directly to the ground plane. The bypass capacitor is optional with some loss of sensitivity.
16	finIF	I	IF prescaler input. The signal comes from the external VCO.
17	GND	-	Ground for IF digital blocks.
18	CPoIF	0	Internal IF charge pump output for connection to an external loop filter whose filtered output drives an external VCO.
19	Vp2	-	Power supply voltage input for IF charge pump(≥ VDD2)
20	V _{DD} 2	-	Power supply voltage input for the IF PLL part. Vdd1 must equal Vdd2. In order to reject supply noise, bypass capacitors must be placed as close as possible to this pin and be connected directly to the ground plane.




EQUIVALENT CIRCUIT DIAGRAM


♦ CLOCK, DATA, LE




♦ foLD




♦ OSCin



◆ CPoRF, CPoIF



♦ finRF, finRF, finIF, finIF



ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Value	Unit
Power Supply Voltage	V _{DD}	5.5	V
Power Dissipation	P _D	600	mW
Operating Temperature	T _a	-40°C ~ +85°C	°C
Storage Temperature	T _{STG}	-65°C ~ +150°C	°C

ELECTROSTATIC CHARACTERISTICS

Characteristic	Pin No.	ESD level	Unit
Human Body Model	All	< ±2000	V
Machine Model	All	< ±300	V
Charged Device Model	All	< ±800	V

^{**} These devices are ESD sensitive. These devices must be handled in the ESD protected environment.



$\textbf{ELECTRICAL CHARACTERISTICS} \ (\textit{V}_{DD} = 3.0 \textit{V}, \textit{V}_{P} = 3.0 \textit{V}, -40 \, ^{\circ}\text{C} \pounds T_{a} \pounds 85 \, ^{\circ}\text{C} \ \ \text{Unless otherwise specified})$

Chara	acteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Dawar Cumple V	altana	V_{DD}		2.7	3.0	4.0	V
Power Supply V	oitage	V _P		V _{DD}	3.0	4.0	V
	KB8823 RF + IF				5.5		
	KB8823 RF Only				4.0		
Power Supply	KB8822 RF + IF				4.5		
Current	KB8822 RF Only	I _{DD}	V _{DD} =2.7V to 4.0V		3.0		mA
	KB8821 RF + IF				3.5		
	KB8821 RF Only				2.0		
	KB882x IF Only				1.5		
Power down Cu	rrent	I _{PWDN}	V _{DD} =3.0V		1.0	10	μА
Digital inputs :	CLOCK, DATA and	LE					
High-Level Inpu	t Voltage	V _{IH}	V _{DD} =2.7V to 4.0V	0.7V _{DD}			V
Low-Level Input	Voltage	V _{IL}	V _{DD} =2.7V to 4.0V			0.3V _{DD}	V
High-Level Inpu	t Current	I _{IH}	V _{IH} = V _{DD} =4.0V	-1.0		+1.0	μА
Low-Level Input	Current	I _{IL}	V _{IL} =0V, V _{DD} =4.0V	-1.0		+1.0	μА
Reference Divi	der Input : OSCin						
Input Current		I _{IHR}	V _{IH} = V _{DD} =4.0V			+100	μΑ
Input Current		I _{ILR}	V _{IL} =0V, V _{DD} =4.0V	-100			μА
Digital Output :	foLD						
High Level Outp	ut Voltage	V _{OH}	lout = -500μA	V _{DD} -0.4			V
Low Level Outp	ut Voltage	V _{OL}	lout = +500μA			0.4	V

$\textbf{ELECTRICAL CHARACTERISTICS} \ (\textit{V}_{DD} = 3.0 \textit{V}, \textit{V}_{P} = 3.0 \textit{V}, -40 \, ^{\text{o}} \textit{C} \pounds \textit{T}_{a} \pounds 85 \, ^{\text{o}} \textit{C} \ \ \textit{Unless otherwise specified}) - \ \textit{Continued of the property of the prop$

Chara	cteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Charge Pump O	outputs : CPoRF, Cl	PolF			1		•	
		I _{CP-SRC}	V _{CP} =V _P /2, I _{CPo} =Low		-1.125			
		I _{CP-SINK}	V _{CP} =V _P /2, I _{CPo} =Low		+1.125			
Charge Pump Or	utput Current	I _{CP-SRC}	V _{CP} =V _P /2, I _{CPo} =High		-4.5		mA	
		I _{CP-SINK}	V _{CP} =V _P /2, I _{CPo} =High		+4.5			
Charge Pump Le	eakage Current	I _{CPL}	$0.5V \le V_{CP} \le V_{P} - 0.5V$	-2.5		+2.5	nA	
Output Current S Mismatch*	Sink vs. Source	I _{CP-SINK} vs I _{CP-SRC}	$V_{CP}=V_{P}/2$ $T_{a}=25^{\circ}C$		3	10	%	
		I _{CP} vs T	V _{CP} =V _P /2		10		%	
Output Current M vs. Voltage***	lagnitude Variation	I _{CP} vs V _{CP}	$0.5V \le V_{CP} \le V_{P} - 0.5V$ $T_{a} = 25^{\circ}C$		10	15	%	
Programmable	Divider							
· :	KB8823		V _{DD} =2.7V to 4.0V	0.5		2.5		
Operating Frequency	KB8822	finRF		0.2		2.0	GHz	
$ \begin{array}{ c c c c } \hline \text{Charge Pump Leakage Current} & I_{CPL} & 0.5 \text{V} \leq \text{V} \\ \hline \text{Output Current Sink vs. Source} & I_{CP-SINK} & V_{CP} = V_{P} \\ \hline \text{Mismatch}^* & V_{CP} = V_{P} \\ \hline \text{Output Current Magnitude Variation} \\ \text{vs. Temperature}^{**} & V_{CP} = V_{P} \\ \hline \text{Output Current Magnitude Variation} \\ \text{vs. Voltage}^{***} & V_{CP} & 0.5 \text{V} \leq \text{V} \\ \hline \text{Vcp} & V_{CP} & T_{a} = 25^{\circ} \text{C} \\ \hline \hline \textbf{Programmable Divider} \\ \hline \hline \text{Coperating} \\ \hline \text{Frequency} & KB8823 \\ \hline \text{Coperating Frequency} & finRF & V_{DD} = 2.7 \\ \hline \text{KB8821} & V_{DD} = 3.0 \\ \hline \text{Coperating Frequency} & FinRF & V_{DD} = 3.0 \\ \hline \text{Coperating Frequency} & V_{DD} = 3.0 \\ \hline Coperating Fre$		0.1		1.2				
Operating Freque	ency	finIF	V _{DD} =3.0V	45		520	MHz	
DE land Oracid		D DE	V _{DD} =3.0V	-15		0	-ID	
Kr input Sensitiv	лту	P _{fin} KF	V _{DD} =4.0V	-10		0	- dBm	
IF Input Sensitivi	ty	P _{fin} IF	V _{DD} =2.7V to 4.0V	-10		0	dBm	
Phase Detector F	Frequency	f _{PD}				10	MHz	
Reference Divid	ler	•	,					
Operating Freque	ency	OSCin		5		40	MHz	
Input Sensitivity		V _{OSCin}		0.5			V _{PP}	



ELECTRICAL CHARACTERISTICS (VDD=3.0V, Vp=3.0V, -40°C£Ta£85°C Unless otherwise specified) - Continued

Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Serial Data Control						
CLOCK Frequency	f _{CLOCK}				10	MHz
CLOCK Pulse Width High	t _{CWH}		50			ns
CLOCK Pulse Width Low	t _{CWL}		50			ns
DATA Set Up Time to CLOCK Risng Edge	t _{DS}		50			ns
DATA Hold Time after CLOCK Rising Edge	t _{DH}		10			ns
LE Pulse Width	t _{LEW}		50			ns
CLOCK Rising Edge to LE Rising Edge	t _{CLE}		50			ns

<For Charge Pump items>

 I_a =Charge pump sink current at Vcp=Vp- Δ V, I_b =Charge pump sink current at Vcp=Vp/2, I_c =Charge pump sink current at Vcp= Δ V I_d =Charge pump source current at Vcp=Vp- Δ V, I_e =Charge pump source current at Vcp=Vp/2, I_f =Charge pump source current at Vcp= Δ V Δ V=Voltage offset from positive(for sink current) and negative(for source current) points from which the charge pump currents become flat.

 $[|\ l_b\ @ \ any\ temp.|\ -\ |\ l_b\ @\ 25^{\circ}C|\]\ /\ |\ l_b\ @\ 25^{\circ}C|\ *\ 100\ (\%) \qquad and \qquad [|\ l_e\ @\ any\ temp.|\ -\ |\ l_e\ @\ 25^{\circ}C|\]\ /\ |\ l_e\ @\ 25^{\circ}C|\ *\ 100\ (\%)$

 $\left[0.5 * \left\{ \left| I_a \right| - \left| I_c \right| \right\} \right] / \left[0.5 * \left\{ \left| I_a \right| + \left| I_c \right| \right\} \right] * 100 (\%) \quad \text{and} \quad \left[0.5 * \left\{ \left| I_d \right| - \left| I_f \right| \right\} \right] / \left[0.5 * \left\{ \left| I_d \right| + \left| I_f \right| \right\} \right] * 100 (\%)$



^{*} Output Current Sink vs. Source Mismatch = [| I_b |- $|I_e$ |] / [0.5 * {| I_b |+ $|I_e$ |}] * 100 (%)

^{**} Output Current Magnitude Variation vs. Temperature =


^{***} Output Current Magnitude Variation vs. Voltage =

FUNCTIONAL DESCRIPTION

The Samsung KB882x are dual PLL frequency synthesizer ICs. KB882x combined with external LPFs and external VCOs form PLL frequency synthesizers. They include serial data control, R counter, N counter, prescaler, phase detector, charge pump, and etc.(Figure 1).

Serial data is moved into 20-bit shift register on the rising edge of the clock(Figure 2). These data enters MSB first. When LE becomes HIGH, data in the shift register is moved into one of the 4 latches(by the 2-bit control). The divide ratios of the prescaler and the counters are determined by the data stored in the latches. The external VCO output signal is divided by the prescaler and the N counter. External reference signal is divided by the R counter. These two signals are the two input signals to the phase detector. The phase detector drives the charge pump by comparing frequencies and phases of the above two signals. The charge pump and the external LPF make the control voltage for the external VCO and finally the VCO generates the appropriate frequency signal.

Serial Data Input Timing






Control Bits

Contr	ol Bits	DATA L
C1	C2	DATA Location
0	0	IF R Counter
0	1	RF R Counter
1	0	IF N Counter
1	1	RF N Counter

Programmable Reference Counter(IF / RF R Counter)

If the Control Bits are 00(IF) or 01(RF), data is moved from the 20-bit shift register into the R-latch which sets the reference counter. Serial data format is shown in the table below.



♦ 15-Bit Programmable Reference Counter Ratio


Division	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Ratio	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
3	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
32767	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Division ratio: 3 to 32767 Data are shifted in MSB first



Programmable Counter(N Counter)

If the Control Bits are 10(IF) or 11(RF), data is transferred from the 20-bit shift register into the N-latch. N Counter consists of 7-bit swallow counter(A counter) and 11-bit main counter(B counter). Serial data format is shown below.



♦ 7-Bit Swallow Counter Division Ratio(A Counter)

RF

Division	N	N	N	N	N	N	N
Ratio(A)	7	6	5	4	3	2	1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
•	•	•	•	•	•	•	•
127	1	1	1	1	1	1	1

IF

Division	N	N	N	N	N	N	N
Ratio(A)	7	6	5	4	3	2	1
0	Х	Х	Х	0	0	0	0
1	Х	Х	Х	0	0	0	1
•	•	•	•	•	•	•	•
15	Х	Х	Х	1	1	1	1

Division ratio: 0 to 127

 $B \ge A$

Division ratio: 0 to 15

B ≥ A

X = DON'T CARE condition

♦ 11-Bit Main Counter Division Ratio(B Counter)

Division	N	N	N	N	N	N	N	N	N	N	N
Ratio	18	17	16	15	14	13	12	11	10	9	8
3	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	•
2047	1	1	1	1	1	1	1	1	1	1	1

Division ratio: 3 to 2047



Pulse Swallow Function

 $f_{VCO}=[(PXB)+A]xf_{OSCin}/R$

f_{VCO}: External VCO output frequency

P: Preset modulus of dual modulus prescaler

(for KB8821/22 RF:P=64 or 128, for KB8823 RF:P=32 or 64, for IF: P=8 or 16)

B: 11-bit main counter division ratio ($3 \le B \le 2047$)

A: 7-bit swallow counter division ratio

(for RF: $0 \le A \le 127$, for IF: $0 \le A \le 15$, $A \le B$)

fOSCin: External reference frequency(from external oscillator)

R: 15-bit reference counter division ratio (3 \leq R \leq 32767)

Program Mode

C1	C2	R16	R17	R18	R19	R20
0	0	IF Phase Detector Polarity	IF I _{CPo}	IF CPoIF High Impedance	IF LD	IF Fo
0	1	RF Phase Detector Polarity	RF I _{CPo}	RF CPoIF High Impedance	RF LD	RF Fo

C1	C2	N19	N20
1	0	IF Prescaler	Pwdn IF
1	1	RF Prescaler	Pwdn RF

◆ Mode Select Truth Table

	Phase Detector Polarity	olarity CPoIF High Impedance		IF Prescaler	RF Prescaler KB8821/22 (KB8823)	Pwdn
0	Negative	Normal Operation	Low	8/9	64/65 (32/33)	Pwr Up
1	Positive High Impedance		High	16/17	128/129 (64/65)	Pwr Dn

^{*} The charge pump output current of I_{CPo} LOW = $1/4 \times I_{CPo}$ HIGH.




♦ Phase Detector Polarity

Depending on VCO characteristics, R16 bit should be set as follows:

VCO characteristics are positive like (1): R16 HIGH

VCO characteristics are negative like (2): R16 LOW



♦ foLD (Pin10) Output Truth Table

RF R19 (RF LD)	IF R19 (IF LD)	RF R20 (RF fo)	IF R20 (IF fo)	foLD Output State
0	0	0	0	Disabled (default LOW)
0	1	0	0	IF Lock Detect
1	0	0	0	RF Lock Detect
1	1	0	0	RF and IF Lock Detect
0	0	0	1	IF Reference Divider Output
0	0	1	0	RF Reference Divider Output
0	1	0	1	IF Programmable Divider Output
0	1	1	0	RF Programmable Divider Output
0	0	1	1	High Speed Lock mode
0	1	1	1 IF Counter Reset	
1	0	1	1	RF Counter Reset
1	1	1	1	RF and IF Counter Reset

- When the PLL is locked and a lock detect mode is selected, the foLD output is HIGH, with narrow pulses LOW.
- Counter Reset mode resets R & N counters.
- The high speed lock mode sets the foLD output pin to be connected to ground with a low impedance ($\leq 110\Omega$).



◆ Powerdown mode operation

There are synchronous and asynchronous powerdown modes for KB8821/22/23.

Synchronous powerdown mode occurs if R18 bit is LOW, N20 bit is HIGH and charge pump output is in high impedance state. In the synchronous power down mode, the powerdown function is activated by the charge pump to diminish unwanted frequency jumps. Asynchronous powerdown mode occurs if R18 bit is HIGH and N20 bit is HIGH.


When the PLL goes to either synchronous or asynchronous powerdown mode, preamp becomes debiased, R & N counters keeps their load conditions and the charge pump becomes high impedance state. The oscillator circuitry function becomes disabled only when both IF and RF powerdown bits are activated, i.e. N20 HIGH.

The PLL returns to an active powerup mode when N20 bit becomes LOW(either in synchronous or asynchronous modes).


R18	N20	Powerdown mode status		
0	0	PLL active		
1	0	PLL active, only charge pump high impedance		
0	1	Synchronous powerdown		
1	1	Asynchronous powerdown		

Phase Detector and Charge pump Characteristics

Phase difference detection range : -2 π ~ +2 π When R16 = HIGH




RF SENSITIVITY MEASUREMENT CIRCUIT



- ** N=10,000 R=50 P=64
- ** Sensitivity limit is determined when the error of the divided RF output(foLD) becomes \geq 1 Hz.




TYPICAL APPLICATION CIRCUIT





^{**} The role of Rin : Rin makes VCO output power go to the load rather than the PLL.

The value of Rin depends on the VCO power level.

PACKAGE DIMENSIONS








20-Lead TSSOP Package (Samsung 20-TSSOP-225)

Addendum(for 24-QFN package)

PIN CONFIGURATION(24-QFN, not to scale)



* N/C pins must be connected to GND(to Analog GND if possible).

24 PIN Quad Flat Non-leaded (24-QFN) Package

- 1. pin #10 = pin #19(internally connected).
- 2. Do not tie up Vp and V DD
 - : Vp is the source of digital noises. The power for analog part is supplied by VDD. If Vp and VDD are tied together, noisy Vp corrupts the power source for the analog part.

PIN DESCRIPTION(24-QFN)

Pin No (20- TSSOP)	Pin No (24QFN)	Symbol	1/0	Description	
1	24	VDD1	-	Power supply voltage input for the RF PLL part. Vdd1 must equal Vdd2. In order to reject supply noise, bypass capacitors must be placed as close as possible to this pin and be connected directly to the ground plane.	
-	1	-	N/C	No connection.	
2	2	Vp1	-	Power supply voltage input for RF charge pump(≥ VDD1).	
3	3	CPoRF	0	Internal RF charge pump output for connection to an external loop filter whose filtered output drives an external VCO.	
4	4	GND	-	Ground for RF digital blocks.	
5	5	finRF	I	RF prescaler input. The signal comes from the external VCO.	
6	6	finRF	I	The complementary input of the RF prescaler. A bypass capacitor must be placed as close as possible to this pin and be connected directly to the ground plane. The bypass capacitor is optional with some loss of sensitivity.	
7	7	GND	-	Ground for RF analog blocks.	
8	8	OSCin	Ι	Reference counter input. TCXO is connected via a coupling capacitor.	
-	9	-	N/C	No connection.	
9	10	GND	-	Ground for IF digital blocks.	
10	11	foLD	0	Multiplexed output of the RF/IF programmable counters, the reference counters, the lock detect signals and the shift registers. The output level is CMOS level. (see fout Programmable Truth Table)	
11	12	CLOCK	I	CMOS clock input. Serial data for the various counters is transfered into the 22-bit shift register on the rising edge of the clock signal.	
-	13	-	N/C	No connection.	
12	14	DATA	I	Binary serial data input. The MSB of CMOS input data is entered first. The control bits are on the last two bits. CMOS input.	
13	15	LE	I	Load enable CMOS input. When LE becomes high, the data in the shift register is loaded into one of the four latches(by the control bits).	
14	16	GND	-	Ground for IF analog blocks.	
15	17	finIF	I	The complementary input of the IF prescaler. A bypass capacitor must be placed as close as possible to this pin and be connected directly to the ground plane. The bypass capacitor is optional with some loss of sensitivity.	
16	18	finIF	I	IF prescaler input. The signal comes from the external VCO.	
17	19	GND	-	Ground for IF digital blocks.	
18	20	CPoIF	0	Internal IF charge pump output for connection to an external loop filter whose filtered output drives an external VCO.	
-	21	-	N/C	No connection.	
19	22	Vp2	-	Power supply voltage input for IF charge pump(≥ VDD2)	



				Power supply voltage input for the IF PLL part. Vdd1 must equal
20	23	VDD2	-	VDD2. In order to reject supply noise, bypass capacitors must be
				placed as close as possible to this pin and be connected directly to
				the ground plane.