

National Semiconductor is now part of  
Texas Instruments.

Search <http://www.ti.com/> for the latest technical  
information and details on our current products and services.

# LMC6442

## Dual Micropower Rail-to-Rail Output Single Supply Operational Amplifier

### General Description

The LMC6442 is ideal for battery powered systems, where very low supply current (less than one microamp per amplifier) and Rail-to-Rail output swing is required. It is characterized for 2.2V to 10V operation, and at 2.2V supply, the LMC6442 is ideal for single (Li-Ion) or two cell (NiCad or alkaline) battery systems.

The LMC6442 is designed for battery powered systems that require long service life through low supply current, such as smoke and gas detectors, and pager or personal communications systems.

Operation from single supply is enhanced by the wide common mode input voltage range which includes the ground (or negative supply) for ground sensing applications. Very low (5fA, typical) input bias current and near constant supply current over supply voltage enhance the LMC6442's performance near the end-of-life battery voltage.

Designed for closed loop gains of greater than plus two (or minus one), the amplifier has typically 9.5 KHz GBWP (Gain Bandwidth Product). Unity gain can be used with a simple compensation circuit, which also allows capacitive loads of up to 300 pF to be driven, as described in the Application Notes section.

For compact assembly the LMC6442 is available in the MSOP 8 pin package, about one half the size required by the SOIC 8 pin package. 8 pin DIP and 8 pin SOIC are also available.

### Features


(Typical,  $V_S = 2.2V$ )

- Output Swing to within 30 mV of supply rail
- High voltage gain 103 dB
- Gain Bandwidth Product 9.5 KHz
- Guaranteed for: 2.2V, 5V, 10V
- Low Supply Current 0.95  $\mu A$ /Amplifier
- Input Voltage Range  $-0.3V$  to  $V^+ - 0.9V$
- 2.1  $\mu W$ /Amplifier Power consumption
- Stable for  $A_V \geq +2$  or  $A_V \leq -1$

### Applications

- Portable instruments
- Smoke/gas/CO/fire detectors
- Pagers/cell phones
- Instrumentation
- Thermostats
- Occupancy sensors
- Cameras
- Active badges

### Connection Diagram



Top View

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

ESD Tolerance (Note 2)	2 kV
Differential Input Voltage	±Supply Voltages
Voltage at Input/Output Pin	(V <sup>+</sup> ) + 0.3V, (V <sup>-</sup> ) – 0.3V
Supply Voltage (V <sup>+</sup> – V <sup>-</sup> ):	16V
Current at Input Pin (Note 10)	±5 mA
Current at Output Pin(Notes 3, 7)	±30 mA
Lead Temp. (soldering 10 sec)	260°C
Storage Temp. Range:	–65°C to +150°C
Junction Temp. (Note 4)	150°C

## Operating Ratings (Note 1)

Supply Voltage	1.8V ≤ V <sub>S</sub> ≤ 11V
Junction Temperature	–40°C < T <sub>J</sub> < +85°C
Range:	LMC6442AI, LMC6442I
Thermal Resistance (θ <sub>JA</sub> )	
M Package, 8-pin Surface Mount	193°C/W
MSOP Package	235°C/W
N Package, 8-pin Molded DIP	115°C/W

## 2.2V Electrical Characteristics

Unless otherwise specified, all limits guaranteed for T<sub>J</sub> = 25°C, V<sup>+</sup> = 2.2V, V<sup>-</sup> = 0V, V<sub>CM</sub> = V<sub>O</sub> = V<sup>+</sup>/2, and R<sub>L</sub> = 1 MΩ to V<sup>+</sup>/2. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6442AI Limit (Note 6)	LMC6442I Limit (Note 6)	Units
<b>DC Electrical Characteristics</b>						
V <sub>OS</sub>	Input Offset Voltage		–0.75	±3 <b>±4</b>	±7 <b>±8</b>	mV max
TCV <sub>OS</sub>	Temp. coefficient of input offset voltage		0.4			μV/°C
I <sub>B</sub>	Input Bias Current	(Note 14)	0.005	<b>4</b>	<b>4</b>	pA max
I <sub>OS</sub>	Input Offset Current	(Note 14)	0.0025	<b>2</b>	<b>2</b>	pA max
CMRR	Common Mode Rejection Ratio	–0.1V ≤ V <sub>CM</sub> ≤ 0.5V	92	67 <b>67</b>	67 <b>67</b>	dB min
C <sub>IN</sub>	Common Mode Input Capacitance		4.7			pF
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> = 2.5 V to 10V	95	75 <b>75</b>	75 <b>75</b>	dB min
V <sub>CM</sub>	Input Common-Mode Voltage Range	CMRR ≥ 50 dB	1.3	1.05 <b>0.95</b>	1.05 <b>0.95</b>	V min
			–0.3	–0.2 <b>0</b>	–0.2 <b>0</b>	V max
A <sub>V</sub>	Large Signal Voltage Gain	Sourcing (Note 11)	100			dB min
		Sinking (Note 11)	94			
		V <sub>O</sub> = 0.22V to 2V	103	80	80	
V <sub>O</sub>	Output Swing	V <sub>ID</sub> = 100 mV (Note 13)	2.18	2.15 <b>2.15</b>	2.15 <b>2.15</b>	V min
		V <sub>ID</sub> = –100 mV (Note 13)	22	60 <b>60</b>	60 <b>60</b>	mV max
I <sub>SC</sub>	Output Short Circuit Current	Sourcing, V <sub>ID</sub> = 100 mV (Notes 12, 13)	50	18 <b>17</b>	18 <b>17</b>	μA min
		Sinking, V <sub>ID</sub> = –100 mV (Notes 12, 13)	50	20 <b>19</b>	20 <b>19</b>	
I <sub>S</sub>	Supply Current (2 amplifiers)	R <sub>L</sub> = open	1.90	2.4 <b>3.0</b>	2.6 <b>3.2</b>	μA max
		V <sup>+</sup> = 1.8V, R <sub>L</sub> = open	2.10			
<b>AC Electrical Characteristics</b>						
SR	Slew Rate (Note 8)		2.2			V/ms

## 2.2V Electrical Characteristics (Continued)

Unless otherwise specified, all limits guaranteed for  $T_J = 25^\circ\text{C}$ ,  $V^+ = 2.2\text{V}$ ,  $V^- = 0\text{V}$ ,  $V_{\text{CM}} = V_O = V^+/2$ , and  $R_L = 1\text{M}\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6442AI Limit (Note 6)	LMC6442I Limit (Note 6)	Units
<b>AC Electrical Characteristics</b>						
GBWP	Gain-Bandwidth Product		9.5			KHz
$\phi_m$	Phase Margin	(Note 15)	63			Degree

## 5V Electrical Characteristics

Unless otherwise specified, all limits guaranteed for  $T_J = 25^\circ\text{C}$ ,  $V^+ = 5\text{V}$ ,  $V^- = 0\text{V}$ ,  $V_{\text{CM}} = V_O = V^+/2$ , and  $R_L = 1\text{M}\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6442AI Limit (Note 6)	LMC6442I Limit (Note 6)	Units
<b>DC Electrical Characteristics</b>						
$V_{\text{OS}}$	Input Offset Voltage		-0.75	$\pm 3$ <b><math>\pm 4</math></b>	$\pm 7$ <b><math>\pm 8</math></b>	mV max
$\text{TCV}_{\text{OS}}$	Temp. coefficient of input offset voltage		0.4			$\mu\text{V}/^\circ\text{C}$
$I_B$	Input Bias Current	(Note 14)	0.005	<b>4</b>	<b>4</b>	$\mu\text{A}$ max
$I_{\text{OS}}$	Input Offset Current	(Note 14)	0.0025	<b>2</b>	<b>2</b>	$\mu\text{A}$ max
CMRR	Common Mode Rejection Ratio	$-0.1\text{V} \leq V_{\text{CM}} \leq 3.5\text{V}$	102	70 <b>70</b>	70 <b>70</b>	dB min
$C_{\text{IN}}$	Common Mode Input Capacitance		4.1			pF
PSRR	Power Supply Rejection Ratio	$V_S = 2.5\text{V}$ to 10V	95	75 <b>75</b>	75 <b>75</b>	dB min
$V_{\text{CM}}$	Input Common-Mode Voltage Range	CMRR $\geq 50$ dB	4.1	3.85 <b>3.75</b>	3.85 <b>3.75</b>	V min
			-0.4	-0.2 <b>0</b>	-0.2 <b>0</b>	V max
$A_V$	Large Signal Voltage Gain	Sourcing (Note 11)	100			dB min
		Sinking (Note 11)	94			
		$V_O = 0.5\text{V}$ to 4.5V	103	80	80	
$V_O$	Output Swing	$V_{\text{ID}} = 100\text{mV}$ (Note 13)	4.99	4.95 <b>4.95</b>	4.95 <b>4.95</b>	V min
		$V_{\text{ID}} = -100\text{mV}$ (Note 13)	20	50 <b>50</b>	50 <b>50</b>	mV max
$I_{\text{SC}}$	Output Short Circuit Current	Sourcing, $V_{\text{ID}} = 100\text{mV}$ (Notes 12, 13)	500	300 <b>200</b>	300 <b>200</b>	$\mu\text{A}$ min
		Sinking, $V_{\text{ID}} = -100\text{mV}$ (Notes 12, 13)	350	200 <b>150</b>	200 <b>150</b>	
$I_S$	Supply Current (2 amplifiers)	$R_L = \text{open}$	1.90	2.4 <b>3.0</b>	2.6 <b>3.2</b>	$\mu\text{A}$ max
<b>AC Electrical Characteristics</b>						
SR	Slew Rate (Note 8)		4.1	2.5	2.5	V/ms
GBWP	Gain-Bandwidth Product		10			KHz
$\phi_m$	Phase Margin	(Note 15)	64			Degree
THD	Total Harmonic Distortion	$A_V = +2$ , $f = 100\text{Hz}$ , $R_L = 10\text{M}\Omega$ , $V_{\text{OUT}} = 1\text{Vpp}$	0.08			%

## 10V Electrical Characteristics

Unless otherwise specified, all limits guaranteed for  $T_J = 25^\circ\text{C}$ ,  $V^+ = 10\text{V}$ ,  $V^- = 0\text{V}$ ,  $V_{\text{CM}} = V_O = V^+/2$ , and  $R_L = 1\text{ M}\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC6442AI Limit (Note 6)	LMC6442I Limit (Note 6)	Units
<b>DC Electrical Characteristics</b>						
$V_{\text{OS}}$	Input Offset Voltage		-1.5	$\pm 3$ <b><math>\pm 4</math></b>	$\pm 7$ <b><math>\pm 8</math></b>	mV max
$\text{TCV}_{\text{OS}}$	Temp. coefficient of input offset voltage		0.4			$\mu\text{V}/^\circ\text{C}$
$I_{\text{B}}$	Input Bias Current	(Note 14)	0.005	<b>4</b>	<b>4</b>	pA max
$I_{\text{OS}}$	Input Offset Current	(Note 14)	0.0025	<b>2</b>	<b>2</b>	pA max
CMRR	Common Mode Rejection Ratio	$-0.1\text{V} \leq V_{\text{CM}} \leq 8.5\text{V}$	105	70 <b>70</b>	70 <b>70</b>	dB min
$C_{\text{IN}}$	Common Mode Input Capacitance		3.5			pF
PSRR	Power Supply Rejection Ratio	$V_{\text{S}} = 2.5\text{V}$ to 10V	95	75 <b>75</b>	75 <b>75</b>	dB min
$V_{\text{CM}}$	Input Common-Mode Voltage Range	CMRR $\geq 50\text{ dB}$	9.1	8.85 <b>8.75</b>	8.85 <b>8.75</b>	V min
			-0.4	-0.2 <b>0</b>	-0.2 <b>0</b>	V max
$A_{\text{V}}$	Large Signal Voltage Gain	Sourcing (Note 11)	120			dB min
		Sinking (Note 11)	100			
		$V_O = 0.5\text{V}$ to 9.5V	104	80	80	
$V_O$	Output Swing	$V_{\text{ID}} = 100\text{ mV}$ (Note 13)	9.99	9.97 <b>9.97</b>	9.97 <b>9.97</b>	V min
		$V_{\text{ID}} = -100\text{ mV}$ (Note 13)	22	50 <b>50</b>	50 <b>50</b>	mV max
$I_{\text{SC}}$	Output Short Circuit Current	Sourcing, $V_{\text{ID}} = 100\text{ mV}$ (Notes 12, 13)	2100	1200 <b>1000</b>	1200 <b>1000</b>	$\mu\text{A}$ min
		Sinking, $V_{\text{ID}} = -100\text{ mV}$ (Notes 12, 13)	900	600 <b>500</b>	600 <b>500</b>	
$I_{\text{S}}$	Supply Current (2 amplifiers)	$R_L = \text{open}$	1.90	2.4 <b>3.0</b>	2.6 <b>3.2</b>	$\mu\text{A}$ max
<b>AC Electrical Characteristics</b>						
SR	Slew Rate(Note 8)		4.1	2.5	2.5	V/ms
GBWP	Gain-Bandwidth Product		10.5			KHz
$\phi_{\text{m}}$	Phase Margin	(Note 15)	68			Degree
$e_{\text{n}}$	Input-Referred Voltage Noise	$R_L = \text{open}$ $f = 10\text{ Hz}$	170			$\text{nV}/\sqrt{\text{Hz}}$
$i_{\text{n}}$	Input-Referred Current Noise	$R_L = \text{open}$ $f = 10\text{ Hz}$	0.0002			$\text{pA}/\sqrt{\text{Hz}}$
	Crosstalk Rejection	(Note 9)	85			dB

## Electrical Characteristics (continued)

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

**Note 2:** Human body model, 1.5 k $\Omega$  in series with 100 pF.

**Note 3:** Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of  $\pm 30$  mA over long term may adversely affect reliability.

**Note 4:** The maximum power dissipation is a function of  $T_{J(max)}$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(max)} - T_A) / \theta_{JA}$ . All numbers apply for packages soldered directly into a PC board.

**Note 5:** Typical Values represent the most likely parametric norm.

**Note 6:** All limits are guaranteed by testing or statistical analysis unless otherwise specified.

**Note 7:** Do not short circuit output to  $V^+$ , when  $V^+$  is greater than 13V or reliability will be adversely affected.

**Note 8:** Slew rate is the slower of the rising and falling slew rates.

**Note 9:** Input referred,  $V^+ = 10V$  and  $R_L = 10 M\Omega$  connected to 5V. Each amp excited in turn with 1 KHz to produce about 10 Vpp output.

**Note 10:** Limiting input pin current is only necessary for input voltages that exceed absolute maximum input voltage ratings.

**Note 11:**  $R_L$  connected to  $V^+/2$ . For Sourcing Test,  $V_O > V^+/2$ . For Sinking tests,  $V_O < V^+/2$ .

**Note 12:** Output shorted to ground for sourcing, and shorted to  $V^+$  for sinking short circuit current test.


**Note 13:**  $V_{ID}$  is differential input voltage referenced to inverting input.

**Note 14:** Limits guaranteed by design.


**Note 15:** See the Typical Performance Characteristics and Application Notes sections for more details.

## Typical Performance Characteristics $V_S = 5V$ , Single Supply, $T_A = 25^\circ C$ unless otherwise specified


**Total Supply Current vs Supply Voltage**




**Total Supply Current vs Supply Voltage (Negative Input Overdrive)**




**Total Supply Current vs Supply Voltage (Positive Input Overdrive)**




**Input Bias Current vs Temperature**



**Offset Voltage vs Common Mode Voltage ( $V_S = 2.2V$ )**




**Offset Voltage vs Common Mode Voltage ( $V_S = 5V$ )**




# Typical Performance Characteristics $V_S = 5V$ , Single Supply, $T_A = 25^\circ C$ unless otherwise specified (Continued)


**Offset Voltage vs Common Mode Voltage ( $V_S = 10V$ )**




**Swing Towards  $V^-$  vs Supply Voltage**




**Swing Towards  $V^+$  vs Supply Voltage**




**Swing From Rail(s) vs Temperature**




**Output Source Current vs Output Voltage**




**Output Sink Current vs Output Voltage**




**Maximum Output Voltage vs Load Resistance**



**Large Signal Voltage Gain vs Supply Voltage**




**Open Loop Gain/Phase vs Frequency**




**Typical Performance Characteristics**  $V_S = 5V$ , Single Supply,  $T_A = 25^\circ C$  unless otherwise specified (Continued)


**Open Loop Gain/Phase vs Frequency For Various  $C_L$  ( $Z_L = 1 M\Omega \parallel C_L$ )**




**Open Loop Gain/Phase vs Frequency For Various  $C_L$  ( $Z_L = 100 K\Omega \parallel C_L$ )**




**Gain Bandwidth Product vs Supply Voltage**




**Phase Margin (Worst Case) vs Supply Voltage**




**CMRR vs Frequency**




**PSRR vs Frequency**




**Positive Slew Rate vs Supply Voltage**



**Negative Slew Rate vs Supply Voltage**




**Crosstalk Rejection vs Frequency**






# Typical Performance Characteristics $V_S = 5V$ , Single Supply, $T_A = 25^\circ C$ unless otherwise specified (Continued)


## Input Voltage Noise vs Frequency




## Output Impedance vs Frequency




## THD+N vs Frequency




## THD+N vs Amplitude




## Maximum Output Swing vs Frequency




## Small Signal Step Response ( $A_V = +2$ ) ( $C_L = 12\text{ pF}, 100\text{ pF}$ )




## Large Signal Step Response ( $A_V = +2$ ) ( $C_L = 100\text{ pF}$ )



## Small Signal Step Response ( $A_V = -1$ ) ( $C_L = 1M\Omega \parallel 100\text{ pF}, 200\text{ pF}$ )




## Small Signal Step Response ( $A_V = +1$ ) For Various $C_L$




**Typical Performance Characteristics**  $V_S = 5V$ , Single Supply,  $T_A = 25^\circ C$  unless otherwise specified (Continued)

**Large Signal Step Response**  
**( $A_V = +1$ ) ( $C_L = 200pF$ )**



**Applications Information**

**Using LMC6442 in unity gain applications:** LMC6442 is optimized for maximum bandwidth and minimal external components when operating at a minimum closed loop gain of +2 (or -1). However, it is also possible to operate the device in a unity gain configuration by adding external compensation as shown in Figure 1:



**FIGURE 1.  $A_V = +1$  Operation by adding  $C_C$  and  $R_C$**

Using this compensation technique it is possible to drive capacitive loads of up to 300 pF without causing oscillations (see the Typical Performance Characteristics for step response plots). This compensation can also be used with other gain settings in order to improve stability, especially when driving capacitive loads (for optimum performance,  $R_C$  and  $C_C$  may need to be adjusted).


**Using “T” Network:**

Compromises need to be made whenever high gain inverting stages need to achieve a high input impedance as well. This is especially important in low current applications which tend to deal with high resistance values. Using a traditional inverting amplifier, gain is inversely proportional to the resistor value tied between the inverting terminal and input while the input impedance is equal to this value. For example, in order to build an inverting amplifier with an input impedance of 10MΩ and a gain of 100, one needs to come up with a feedback resistor of 1000MΩ -an expensive task.

An alternate solution is to use a “T” Network in the feedback path, as shown in Fig. 2.

Closed loop gain,  $A_V$  is given by:

$$A_V = -\frac{R^2}{R_2} \cdot \left( \frac{2}{R} + \frac{1}{R_1} \right)$$



**FIGURE 2. “T” Network Used to Replace High Value Resistor**

It must be noted, however, that using this scheme, the realizable bandwidth would be less than the theoretical maximum. With feedback factor,  $\beta$ , defined as:


$$\beta \approx \frac{R_2}{R_2 + R} \cdot \frac{R_1}{R_1 + R} \text{ for } R_2 \gg R_1$$

$$BW(-3 \text{ dB}) \approx GBWP \cdot \beta$$

In this case, assuming a GBWP of about 10 KHz, the expected BW would be around 50 Hz (vs 100 Hz with the conventional inverting amplifier).

Looking at the problem from a different view, with  $R_F$  defined by  $A_V \cdot R_{in}$ , one could select a value for R in the “T” Network and then determine R1 based on this selection:

$$R_1 = \frac{R^2}{R_F - 2R}$$



**FIGURE 3. “T” Network Values for Various Values of R**

## Applications Information (Continued)

For convenience, Fig. 3 shows  $R_1$  vs  $R_F$  for different values of  $R$ .

**Design Considerations for Capacitive Loads:** As with many other opamps, the LMC6442 is more stable at higher closed loop gains when driving a capacitive load. Figure 4 shows minimum closed loop gain versus load capacitance, to achieve less than 10% overshoot in the output small signal response. In addition, the LMC6442 is more stable when it provides more output current to the load and when its output voltage does not swing close to  $V^-$ .

The LMC6442 is more tolerant to capacitive loads when the equivalent output load resistance is lowered or when output voltage is 1V or greater from the  $V^-$  supply. The capacitive load drive capability is also improved by adding an isolating resistor in series with the load and the output of the device. Figure 5 shows the value of this resistor for various capacitive loads ( $A_V = -1$ ), while limiting the output to less than 10% overshoot.

Referring to the Typical Performance Characteristics plot of Phase Margin (Worst Case) vs Supply Voltage, note that Phase Margin increases as the equivalent output load resistance is lowered. This plot shows the expected Phase Margin when the device output is very close to  $V^-$ , which is the least stable condition of operation. Comparing this Phase Margin value to the one read off the Open Loop Gain/Phase vs Frequency plot, one can predict the improvement in Phase Margin if the output does not swing close to  $V^-$ . This dependence of Phase Margin on output voltage is minimized as long as the output load,  $R_L$ , is about  $1M\Omega$  or less.

**Output Phase Reversal:** The LMC6442 is immune against this behavior even when the input voltages exceed the common mode voltage range.

**Output Time Delay:** Due to the ultra low power consumption of the device, there could be as long as 2.5 ms of time delay from when power is applied to when the device output reaches its final value.




FIGURE 4. Minimum Operating Gain vs Capacitive Load





FIGURE 5. Isolating Resistor Value vs Capacitive Load

# Application Circuits

## Micropower Single Supply Voltage to Frequency Converter



DS100064-45

$V^+ = 5V$ ;  $I_S < 10\mu A$ ,  $f/V_C = 4.3$  (Hz/V)


$$R1 \cong 4R4$$

$$R2 = 2R3$$

$$f(\text{Hz}) = \frac{V_C}{3R_1 C_1 V^+ \left[ \frac{R6}{R5+R6} - \frac{(R6 \parallel R7)}{(R6 \parallel R7)+R5} \right]} \cong \frac{V_C (R5+R6)}{3R_1 C_1 V^+ (R6-R7)} \text{ for } R5 \gg R6 \text{ and } R6 \gg R7$$



DS100064-46

## Gain Stage with Current Boosting



DS100064-54

## Offset Nulling Schemes





DS100064-44


## Ordering Information

Package	Temperature Range		NSC Drawing	Supplied AS	Package Marking
	Industrial –40°C to +85°C	Military –55°C to +125°C			
8-pin SO-8	LMC6442AIM, LMC6442IM	-	M08A	Rails	LMC6442AIM LMC6442IM
	LMC6442AIMX, LMC6442IMX	-	M08A	2.5K Tape and Reel	
MSOP	LMC6442AIMM, LMC6442AIMMX, LMC6442IMM, LMC6442IMMX	-	MUA08A	Rails	A08A
	LMC6442AIMMX, LMC6442IMMX	-	MUA08A	3K Tape and Reel	
8-pin DIP	LMC6442AIN, LMC6442IN	-	N08E	Rails	LMC6442AIN, LMC6442IN
8-pin CDIP	-	5962-9761301QPA	J08A	Rails	LMC6442AMJ-QML 5962-9761301QPA
10-pin SO	-	5962-9761301QXA	WG10A	Trays	LMC6442AMWG-Q 9761301QXA

**Physical Dimensions** inches (millimeters) unless otherwise noted




**8-Lead (0.150" Wide) Molded Small Outline Package, JEDEC**  
**Order Number LMC6442AIM or LMC6442IM or LMC6442AIMX or LMC6442IMX**  
**NS Package Number M08A**



**8-Lead (0.300" Wide) Molded Dual-In-Line Package**  
**Order Number LMC6442AIN or LMC6442IN or LMC6442INX**  
**NS Package Number N08E**

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)




**8-Lead (0.118" Wide) Molded Mini Small Outline Package**  
**Order Number LMC6442AIMM or LMC6442IMM or LMC6442AIMMX or LMC6442IMMX**  
**NS Package Number MUA08A**

**LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 **National Semiconductor Corporation**  
Americas  
Email: support@nsc.com

www.national.com

**National Semiconductor Europe**  
Fax: +49 (0) 180-530 85 86  
Email: europe.support@nsc.com  
Deutsch Tel: +49 (0) 69 9508 6208  
English Tel: +44 (0) 870 24 0 2171  
Français Tel: +33 (0) 1 41 91 8790

**National Semiconductor Asia Pacific Customer Response Group**  
Tel: 65-2544466  
Fax: 65-2504466  
Email: ap.support@nsc.com

**National Semiconductor Japan Ltd.**  
Tel: 81-3-5639-7560  
Fax: 81-3-5639-7507