


# CD54/74AC08

## CD54/74ACT08



FUNCTIONAL DIAGRAM &amp; TERMINAL ASSIGNMENT

The RCA CD54/74AC08 and CD54/74ACT08 quad 2-input AND gates use the RCA ADVANCED CMOS technology. The CD74AC08 and CD74ACT08 are supplied in 14-lead dual-in-line plastic packages (E suffix) and in 14-lead dual-in-line small-outline plastic packages (M suffix). Both package types are operable over the following temperature ranges: Commercial (0 to 70°C); Industrial (-40 to +85°C); and Extended Industrial/Military (-55 to +125°C).

The CD54AC08 and CD54ACT08, available in chip form (H suffix), are operable over the -55 to +125°C temperature range.

TRUTH TABLE

Inputs		Output nY
nA	nB	
L	L	L
H	L	L
L	H	L
H	H	H

## MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE (V<sub>CC</sub>) ..... -0.5 to 6 V

DC INPUT DIODE CURRENT, I<sub>IN</sub> (for V<sub>I</sub> < -0.5 V or V<sub>I</sub> > V<sub>CC</sub> + 0.5 V) ..... ±20 mA

DC OUTPUT DIODE CURRENT, I<sub>OUT</sub> (for V<sub>O</sub> < -0.5 V or V<sub>O</sub> > V<sub>CC</sub> + 0.5 V) ..... ±50 mA

DC OUTPUT SOURCE OR SINK CURRENT per Output Pin, I<sub>O</sub> (for V<sub>O</sub> > -0.5 V or V<sub>O</sub> < V<sub>CC</sub> + 0.5 V) ..... ±50 mA

DC V<sub>CC</sub> or GROUND CURRENT (I<sub>CC</sub> or I<sub>GND</sub>) ..... ±100 mA\*

POWER DISSIPATION PER PACKAGE (P<sub>D</sub>):

For T<sub>A</sub> = -55 to +100°C (PACKAGE TYPE E) ..... 500 mW

For T<sub>A</sub> = +100 to +125°C (PACKAGE TYPE E) ..... Derate Linearly at 8 mW/°C to 300 mW

For T<sub>A</sub> = -55 to +70°C (PACKAGE TYPE M) ..... 400 mW

For T<sub>A</sub> = +70 to +125°C (PACKAGE TYPE M) ..... Derate Linearly at 6 mW/°C to 70 mW

OPERATING-TEMPERATURE RANGE (T<sub>A</sub>) ..... -55 to +125°CSTORAGE TEMPERATURE (T<sub>STG</sub>) ..... -65 to +150°C

## LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s maximum ..... +265°C

Unit inserted into PC board min. thickness 1/16 in. (1.59 mm) with solder contacting lead tips only ..... +300°C

\*For up to 4 outputs per device; add ± 25 mA for each additional output.

## Quad 2-Input AND Gate

## Type Features:

- Buffered inputs
- Typical propagation delay (AC08):  
4.3 ns @ V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C, C<sub>L</sub> = 50 pF

## Family Features:

- Exceeds 2-kV ESD Protection - MIL-STD-883, Method 3015
- SCR-Latchup-resistant CMOS process and circuit design
- Speed of bipolar FAST\*/AS/S with significantly reduced power consumption
- Balanced propagation delays
- AC types feature 1.5-V to 5.5-V operation and balanced noise immunity at 30% of the supply.
- ± 24-mA output drive current
  - Fanout to 15 FAST\* ICs
  - Drives 50-ohm transmission lines

\*FAST is a Registered Trademark of Fairchild Semiconductor Corp.

**CD54/74AC08**  
**CD54/74ACT08**
**RECOMMENDED OPERATING CONDITIONS:**

For maximum reliability, normal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range, $V_{cc}$ *: (For $T_A$ = Full Package-Temperature Range)	1.5 4.5	5.5 5.5	V V
DC Input or Output Voltage, $V_I$ , $V_O$	0	$V_{cc}$	V
Operating Temperature, $T_A$	-55	+125	°C
Input Rise and Fall Slew Rate, $dt/dv$ at 1.5 V to 3 V (AC Types) at 3.6 V to 5.5 V (AC Types) at 4.5 V to 5.5 V (ACT Types)	0 0 0	50 20 10	ns/V ns/V ns/V

\*Unless otherwise specified, all voltages are referenced to ground.

**STATIC ELECTRICAL CHARACTERISTICS: AC Series**

CHARACTERISTICS	TEST CONDITIONS		$V_{cc}$ (V)	AMBIENT TEMPERATURE ( $T_A$ ) - °C						UNITS
				+25		-40 to +85		-55 to +125		
	$V_I$ (V)	$I_o$ (mA)		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
High-Level Input Voltage	$V_{IH}$		1.5	1.2	—	1.2	—	1.2	—	V
			3	2.1	—	2.1	—	2.1	—	
			5.5	3.85	—	3.85	—	3.85	—	
Low-Level Input Voltage	$V_{IL}$		1.5	—	0.3	—	0.3	—	0.3	V
			3	—	0.9	—	0.9	—	0.9	
			5.5	—	1.65	—	1.65	—	1.65	
High-Level Output Voltage	$V_{OH}$		-0.05	1.5	1.4	—	1.4	—	1.4	V
			-0.05	3	2.9	—	2.9	—	2.9	
			-0.05	4.5	4.4	—	4.4	—	4.4	
			-4	3	2.58	—	2.48	—	2.4	
			-24	4.5	3.94	—	3.8	—	3.7	
			#,* {	75	5.5	—	3.85	—	—	
			-50	5.5	—	—	—	—	3.85	
Low Level Output Voltage	$V_{OL}$		0.05	1.5	—	0.1	—	0.1	—	V
			0.05	3	—	0.1	—	0.1	—	
			0.05	4.5	—	0.1	—	0.1	—	
			12	3	—	0.36	—	0.44	—	
			24	4.5	—	0.36	—	0.44	—	
			#,* {	75	5.5	—	—	1.65	—	
			50	5.5	—	—	—	—	1.65	
Input Leakage Current	$I_I$	$V_{cc}$ or GND		5.5	—	±0.1	—	±1	—	±1 $\mu A$
Quiescent Supply Current, SSI	$I_{cc}$	$V_{cc}$ or GND	0	5.5	—	4	—	40	—	80 $\mu A$

\*Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

\*Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

# CD54/74AC08

# CD54/74ACT08

## STATIC ELECTRICAL CHARACTERISTICS: ACT Series

CHARACTERISTICS	TEST CONDITIONS	V <sub>CC</sub> (V)	AMBIENT TEMPERATURE (T <sub>A</sub> ) - °C						UNITS		
			+25		-40 to +125		-55 to +125				
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.			
High-Level Input Voltage	V <sub>IH</sub>		4.5 to 5.5	2	—	2	—	2	—	V	
Low-Level Input Voltage	V <sub>IL</sub>		4.5 to 5.5	—	0.8	—	0.8	—	0.8	V	
High-Level Output Voltage	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub> #, *	-0.05	4.5	4.4	—	4.4	—	4.4	V	
			-24	4.5	3.94	—	3.8	—	3.7		
			-75	5.5	—	—	3.85	—	—		
			-50	5.5	—	—	—	—	3.85		
Low-Level Output Voltage	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub> #, *	0.05	4.5	—	0.1	—	0.1	—	V	
			24	4.5	—	0.36	—	0.44	—		
			75	5.5	—	—	—	1.65	—		
			50	5.5	—	—	—	—	—		
Input Leakage Current	I <sub>I</sub>	V <sub>CC</sub> or GND		5.5	—	±0.1	—	±1	—	μA	
Quiescent Supply Current, SSI	I <sub>CC</sub>	V <sub>CC</sub> or GND	0	5.5	—	4	—	40	—	80	μA
Additional Quiescent Supply Current per Input Pin TTL Inputs High 1 Unit Load	ΔI <sub>CC</sub>	V <sub>CC</sub> -2.1		4.5 to 5.5	—	2.4	—	2.8	—	3	mA

#Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.

\*Test verifies a minimum 50-ohm transmission-line-drive capability at +85°C, 75 ohms at +125°C.

ACT INPUT LOADING TABLE

INPUT	UNIT LOADS*
All	0.3

\*Unit load is ΔI<sub>CC</sub> limit specified in Static Characteristics Chart, e.g., 2.4 mA max. @ 25°C.

# CD54/74AC08 CD54/74ACT08

**SWITCHING CHARACTERISTICS: AC Series;  $t_r, t_f = 3 \text{ ns}$ ,  $C_L = 50 \text{ pF}$**

CHARACTERISTICS	SYMBOL	$V_{CC}$ (V)	AMBIENT TEMPERATURE ( $T_A$ ) - °C				UNITS	
			-40 to +85		-55 to +125			
			MIN.	MAX.	MIN.	MAX.		
Propagation Delays: Input to Output	$t_{PLH}$ $t_{PHL}$	1.5 3.3* 5†	— 3.1 2.2	99 11.1 7.9	— 3.1 2.2	109 12.2 8.7	ns	
Power Dissipation Capacitance	$C_{PD\$}$	—	—	50 Typ.	—	50 Typ.	pF	
Input Capacitance	$C_I$	—	—	10	—	10	pF	

**SWITCHING CHARACTERISTICS: ACT Series;  $t_r, t_f = 3 \text{ ns}$ ,  $C_L = 50 \text{ pF}$**

CHARACTERISTICS	SYMBOL	$V_{CC}$ (V)	AMBIENT TEMPERATURE ( $T_A$ ) - °C				UNITS	
			-40 to +85		-55 to +125			
			MIN.	MAX.	MIN.	MAX.		
Propagation Delays: Input to Output	$t_{PLH}$ $t_{PHL}$	5†	3.3	11.7	3.2	12.9	ns	
Power Dissipation Capacitance	$C_{PD\$}$	—	—	50 Typ.	—	50 Typ.	pF	
Input Capacitance	$C_I$	—	—	10	—	10	pF	


\*3.3 V: min. is @ 3.6 V  
max. is @ 3 V

†5 V: min. is @ 5.5 V  
max. is @ 4.5 V


§ $C_{PD}$  is used to determine the dynamic power consumption, per gate.

For AC series:  $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$

For ACT series:  $P_D = V_{CC}^2 f_{4i} (C_{PD} + C_L) + V_{CC} \Delta I_{CC}$  where  $f_i$  = input frequency  
 $C_L$  = output load capacitance  
 $V_{CC}$  = supply voltage.



92CS-42389



92CS-42443

	CD54/74AC	CD54/74ACT
Input Level	$V_{CC}$	3 V
Input Switching Voltage, $V_S$	0.5 $V_{CC}$	1.5 V
Output Switching Voltage, $V_S$	0.5 $V_{CC}$	0.5 $V_{CC}$

Fig. 1 - Propagation delay times and test circuit.