



MT5C6405 883C

# MILITARY SRAM

# 16K x 4 SRAM WITH OUTPUT ENABLE

T-46-23-10

## AVAILABLE AS MILITARY SPECIFICATIONS

- SMD (consult factory for reference number)
- JAN (consult factory for reference number)
- RAD-tolerant (consult factory)

## FEATURES

- High speed: 15, 20, 25, 30 and 35ns
- Battery backup - 2 volt data retention
- High performance, low power, CMOS double metal process
- Single +5V (±10%) power supply
- Easy memory expansion with  $\overline{CE}$
- All inputs and outputs are TTL compatible
- MIL-STD 883 Rev. C, Class B

## OPTIONS

- Timing
  - 15ns access
  - 20ns access
  - 25ns access
  - 30ns access
  - 35ns access
  - 45ns access
  - 55ns access
  - 70ns access

## MARKING

- 15
- 20
- 25
- 30
- 35
- 45\*
- 55\*
- 70\*

## Packages

- Ceramic DIP (300 mil)
- Ceramic LCC (28 leads)

C  
EC

## Two Volt Data Retention

L

\* Electrical characteristics identical to those provided for the 35ns access devices.


## GENERAL DESCRIPTION

The Micron SRAM family employs high speed, low power CMOS designs using a 4-transistor memory cell. They are fabricated using double layer metal, double layer polysilicon technology. All fabrication is 100% domestic.


For flexibility in high speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. This enhancement can place the outputs in a high impedance state for additional flexibility in system design. The x 1 configuration features separate data input and output.

## PIN ASSIGNMENT (Top View)

### 24L/300 DIP



### 28L/LCC (C-11A)




FAST SRAM

Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

**FUNCTIONAL BLOCK DIAGRAM**



**FAST SRAM**

**TRUTH TABLE**

MODE	OE	CE	WE	DQ	POWER
STANDBY	X	H	X	HIGH Z	STANDBY
READ	L	L	H	Q	ACTIVE
READ	H	L	H	HIGH Z	ACTIVE
WRITE	X	L	L	D	ACTIVE



**MT5C6405 883C**

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on any input or DQ relative to V <sub>ss</sub> ...	-2.0 to +7.0V
Voltage on V <sub>cc</sub> supply relative to V <sub>ss</sub> .....	-1.0V to +7.0V
Storage Temperature .....	-65°C to +150°C
Power Dissipation .....	1 Watt
Short Circuit Output Current .....	50mA
Lead Temperature (soldering, 10 seconds) .....	+260°C
Junction Temperature .....	+175°C

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**  
 (-55°C ≤ T<sub>C</sub> ≤ 125°C; V<sub>cc</sub> = 5V ± 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	6.0	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>cc</sub>	I <sub>LI</sub>	-10	10	μA	
Output Leakage Current	Outputs Disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>cc</sub>	I <sub>LO</sub>	-10	10	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

**FAST SRAM**

DESCRIPTION	CONDITIONS	SYMBOL	MAX					UNITS	NOTES
			-15	-20	-25	-30	-35		
Power Supply Current: Operating	CE ≤ V <sub>IL</sub> , V <sub>cc</sub> = Max., Outputs Open	I <sub>cc</sub>	130	120	110	100	90	mA	3
Power Supply Current: Standby	CE ≥ V <sub>IH</sub> , V <sub>cc</sub> = Max., $f = \frac{1}{TRC(MIN)} = \frac{1}{TWC(MIN)}$ Hz	I <sub>SBT1</sub>	50	40	35	30	30	mA	
	CE ≥ V <sub>IH</sub> , all other inputs ≤ V <sub>IL</sub> or ≥ V <sub>IH</sub> , V <sub>cc</sub> = Max., f = 0Hz	I <sub>SBT2</sub>	25	25	25	25	25	mA	
	CE ≥ (V <sub>cc</sub> - 0.2), V <sub>cc</sub> = Max., all other inputs ≤ 0.2V or ≥ (V <sub>cc</sub> - 0.2V), f = 0Hz	I <sub>SBC2</sub>	10	10	10	10	10	mA	

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1MHz, V <sub>cc</sub> = 5V	C <sub>i</sub>		8	pF	4
Output Capacitance		C <sub>o</sub>		8	pF	4



MT5C6405 883C

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**  
 (Note 5) (-55°C ≤ T<sub>C</sub> ≤ 125°C; V<sub>CC</sub> = 5V ± 10%)

**FAST SRAM**

DESCRIPTION	SYM	-15		-20		-25		-30		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>													
READ cycle time	t <sub>RC</sub>	15		20		25		30		35		ns	
Address access time	t <sub>AA</sub>		15		20		25		30		35	ns	
Chip enable access time	t <sub>ACE</sub>		15		20		25		30		35	ns	
Output hold from address change	t <sub>OH</sub>	3		3		3		3		3		ns	
Chip enable to output in low Z	t <sub>LZCE</sub>	3		3		3		3		3		ns	
Chip disable to output in high Z	t <sub>HZCE</sub>		10		15		15		20		20	ns	6,7
Chip enable to power-up time	t <sub>PU</sub>	0		0		0		0		0		ns	
Chip disable to power-down time	t <sub>PD</sub>		15		20		25		30		35	ns	
Output enable access time	t <sub>AOE</sub>		12		15		15		20		20	ns	
Output enable to output in low Z	t <sub>LZOE</sub>	0		0		0		0		0		ns	
Output disable to output in high Z	t <sub>HZOE</sub>		10		15		15		20		20	ns	6
<b>WRITE Cycle</b>													
WRITE cycle time	t <sub>WC</sub>	15		20		25		30		35		ns	
Chip enable to end of write	t <sub>CW</sub>	13		15		20		25		25		ns	
Address valid to end of write	t <sub>AW</sub>	15		15		20		25		25		ns	
Address set-up time	t <sub>AS</sub>	0		0		0		0		0		ns	
Address hold from end of write	t <sub>AH</sub>	0		0		0		0		0		ns	
Write pulse width	t <sub>WP</sub>	13		15		20		25		25		ns	
Data set-up time	t <sub>DS</sub>	10		12		15		15		15		ns	
Data hold time	t <sub>DH</sub>	0		0		0		0		0		ns	
Write disable to output in low Z	t <sub>LZWE</sub>	0		0		0		0		0		ns	
Write enable to output in high Z	t <sub>HZWE</sub>	0	10	0	12	0	15	0	15	0	15	ns	6



MT5C6405 883C

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference level	1.5V
Output reference level	1.5V
Output load	See figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES


- All voltages referenced to Vss (GND).
- 3.0V for pulse width < 20ns.
- Icc is dependent on output loading and cycle rates. The specified value applies with the outputs unloaded, and  $f = \frac{1}{T_{RC(MIN)}} = \frac{1}{T_{WC(MIN)}} = \text{Hz}$ .
- This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- <sup>t</sup>HZCE and <sup>t</sup>HZWE are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage, allowing for actual tester RC time constant.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE.
- $\overline{WE}$  is HIGH for READ cycle.
- Device is continuously selected. All chip enables held in their active state.
- Address valid prior to or coincident with latest occurring chip enable.
- <sup>t</sup>RC = Read cycle time.

FAST SRAM

DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNIT	NOTES
Vcc for Retention Data		V <sub>DR</sub>	2	—	V	
Data Retention Current	$\overline{CE} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or $\leq 0.2V$	V <sub>CC</sub> =2V I <sub>CCDR</sub>		300	μA	
		V <sub>CC</sub> =3V		600	μA	
Chip Deselect to Data Retention Time		<sup>t</sup> CDR	0	—	ns	4
Operation Recovery Time		<sup>t</sup> R	<sup>t</sup> RC	—	ns	4, 11


LOW Vcc DATA RETENTION WAVEFORM








MT5C6405 883C

READ CYCLE NO. 1 (NOTES 8, 9)



READ CYCLE NO. 2 (NOTES 7, 8, 10)




-  DON'T CARE
-  UNDEFINED




MT5C6405 883C

**WRITE CYCLE NO. 1**  
(Write Enable Controlled)



**WRITE CYCLE NO. 2**  
(Chip Enable Controlled)



DON'T CARE  
 UNDEFINED

**FAST SRAM**

T-46-23-10

**MICRON**  
TECHNOLOGY INC**MT5C6405 883C****ELECTRICAL TEST REQUIREMENTS**

<b>MIL-STD-883 TEST REQUIREMENTS</b>	<b>SUBGROUPS (per method 5005, Table I)</b>
FINAL ELECTRICAL TEST PARAMETERS (Method 5004)	1*, 2, 3, 7*, 8, 9, 10, 11
GROUP A TEST REQUIREMENTS (Method 5005)	1, 2, 3, 4**, 7, 8, 9, 10, 11
GROUP C AND D END-POINT ELECTRICAL PARAMETERS (Method 5005)	1, 2, 3, 7, 8

\* PDA applies to subgroup 1 and 7.

\*\* Subgroup 4 shall be measured only for initial qualification and after process or design changes which may affect input or output capacitance.

EACT CDAM