

## **SRAM**

## 8K x 8 SRAM

#### **FEATURES**

- High speed: 8, 10, 12, 15, 20, 25 and 35ns
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with CE1, CE2 and OE options
- All inputs and outputs are TTL compatible

## OPTIONS MARKING

٠	Timing	
	8ns access (preliminary)	- 8
	10ns access	-10
	12ns access	-12
	15ns access	-15
	20ns access	-20
	25ns access	-25
	30ns access	-30
	35ns access	-35

Packages

Plastic DIP (300 mil) None Plastic SOJ (300 mil) DJ

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.

- 2V data retention L
- Temperature
  Industrial (-40°C to +85°C) IT
  Automotive (-40°C to +125°C) AT
  Extended (-55°C to +125°C) XT

#### **GENERAL DESCRIPTION**

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers two chip enables on the x8 organizations. This enhancement can place the outputs in High-Z for additional flexibility in system design.

## PIN ASSIGNMENT (Top View)

## **28-Pin DIP** (A-9)

NC [	1	28	Vcc
A12 [	2	27	WE
A7 [	3	26	CE2
A6 [	4	25	A8
A5 [	5	24	A9
A4 [	6	23	A11
АЗ [	7	22	] Œ
A2 [	8	21	A10
A1 [	9		CE1
A0 [	10	19	DQ8
DQ1 [	11	18	DQ7
DO2	12	17	DO6
DQ3 [	13		DQ5
Vss [	14	15	DQ4

### 28-Pin SOJ (E-8)


NC	þ	1	28	Ъ	Vcc
A12	þ	2			WE
<b>A</b> 7	þ	3	26	Ь	CE2
A6	q	4	25	þ	8A
A5	þ	5	24	þ	Α9
A4	þ	6	23	þ	A11
А3	þ	7	22		ŌĒ
A2	þ	8	21	6	<b>A</b> 10
Α1	þ	9	20	þ	CE
AO	d	10	19	5	DQ
DQ1	d	11	18	þ	DQ:
DQ2	þ	12	17	П	DQ
DQ3	þ	13	16	Б	DQ!
Vss	þ	14	15	þ	DQ
	١,			•	

Writing to these devices is accomplished when write enable  $(\overline{WE})$  and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.



#### **FUNCTIONAL BLOCK DIAGRAM**



## **TRUTH TABLE**

MODE	CE1	CE2	0E	WE	DQ	POWER
STANDBY	Н	Х	Х	Х	HIGH-Z	STANDBY
STANDBY	Х	L	Х	Х	HIGH-Z	STANDBY
READ	L	Н	Н	L	Q	ACTIVE
READ	L	Н	Н	Н	HIGH-Z	ACTIVE
WRITE	L	Н	L	Х	D	ACTIVE



#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on VCC supply relative to Vs	ss1.0V to +7.0V
Storage Temperature (Plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50m A

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS (0°C $\leq$ T $_{A}$ $\leq$ 70°C; Vcc = 5V $\pm10\%$ )

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		Vін	2.2	Vcc +1	V	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ Vin ≤ Vcc	ILi	-5	5	μА	
Output Leakage Current	Output(s) Disabled 0V ≤ Vouт ≤ Vcc	ILo	-5	5	μА	
Output High Voltage	loн = -4.0mA	Voн	2.4		V	1
Output Low Voltage	loL = 8.0mA	Vol		0.4	٧	1

				MAX								
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-8	-10	-12	-15	-20	-25	-35	UNITS	NOTES
Power Supply Current: Operating	CE ≤ V <sub>IL</sub> ; Vcc = MAX f = MAX = 1/ <sup>t</sup> RC Outputs Open	Icc	65	160	150	140	120	110	100	90	mA	3, 14
Power Supply Current: Standby	CE ≥ Viн; Vcc = MAX f = MAX = 1/ ¹RC Outputs Open	Is <sub>B</sub> 1	20	55	50	45	40	35	30	25	mA	14
	CE ≥ Vcc -0.2V; Vcc = MAX         VIL ≤ Vss +0.2V         VIH ≥ Vcc -0.2V; f = 0	IsB2	0.4	3	3	3	3	3	3	3	mA	14

#### **CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1 MHz$	Cı	5	pF	4
Output Capacitance	Vcc = 5V	Co	7	pF	4

## **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13) (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%)

DESCRIPTION		-8	}*	-1	10	-1	12		15	-2	20	-2	25	-3	35		
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	мах	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle							•										
READ cycle time	tRC	8		10		12		15		20		25		35		ns	
Address access time	†AA		8		10		12		15		20	-	25		35	ns	
Chip Enable access time	†ACE		7		9		10		12		15		20		30	ns	
Output hold from address change	ЮН	3		3		3		3		3		3		3		ns	
Chip Enable to output in Low-Z	LZCE	2		2		2		3		5		5		5		ns	
Chip disable to output in High-Z	HZCE		4		5		6		7		8		8		8	ns	6, 7
Chip Enable to power-up time	¹PU	0		0		0		0		0		0		0		ns	
Chip disable to power-down time	tPD		8		10		12		15		20		25		35	ns	
Output Enable access time	¹AOE		4		5		6		7		8		8		15	ns	
Output Enable to output in Low-Z	<sup>t</sup> LZOE	0		0		0		0		0		0		0		ns	
Output disable to output in High-Z	¹HZOE		4		5		5		6		7		8		8	ns	6
WRITE Cycle																	
WRITE cycle time	¹WC	8		10		12		15		20		25		35		ns	
Chip Enable to end of write	tCM.	8		9		10		12		15		20		25		ns	
Address valid to end of write	¹AW	8		9		11		12		15		20		25		ns	
Address setup time	<sup>t</sup> AS	0		0		0		0		0		0		0		ns	
Address hold from end of write	†AH	0		0		0		0		0		0		0		ns	
WRITE pulse width	tWP1	7		8		9		12		15		18		20		ns	
WRITE pulse width	tWP2	8		9		10		14		18		20		25		ns	
Data setup time	<sup>t</sup> DS	5		6		7		8		10		10		12		ns	
Data hold time	†DH	0		0		0		0		0		0		0		ns	
Write disable to output in Low-Z	tLZWE	2		2		2		2		2		2		2		ns	
Write Enable to output in High-Z	<sup>t</sup> HZWE		4		5		5		6		8		8		8	ns	6

<sup>\*</sup>These specifications are preliminary.



#### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output loadSe	ee Figures 1 and 2

# 480 255 30 pF



Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

#### **NOTES**


- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE, tHZWE and tHZOE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE.
- 8. WE is HIGH for READ cycle.

- Device is continuously selected. All chip enables are held in their active state.
- Address valid prior to or coincident with latest occurring chip enable.
- 11. tRC = Read Cycle Time.
- 12. Chip enable (CE) and write enable (WE) can initiate and terminate a WRITE cycle.
- 13. For automotive, industrial and extended temperature specifications, refer to page 1-173.
- 14. Typical values are measured at 5V, 25°C and 20ns cycle time.

### DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)


DESCRIPTION	CONDITIONS	S	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data			VDR	2			<	
Data Retention Current	<u>CE</u> ≥ (Vcc -0.2V) V <sub>IN</sub> ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		95	250	μΑ	
Data Retention Current	or ≤ 0.2V	Vcc = 3V			125	400	μΑ	
Chip Deselect to Data Retention Time			<sup>t</sup> CDR	0		_	ns	4
Operation Recovery Time			<sup>t</sup> R	<sup>t</sup> RC			ns	4, 11

#### LOW Vcc DATA RETENTION WAVEFORM






#### **READ CYCLE NO. 18.9**




## READ CYCLE NO. 27, 8, 10






## WRITE CYCLE NO. 1 (Write Enable Controlled) 12



NOTE: Output enable (OE) is inactive (HIGH).

## WRITE CYCLE NO. 2 (Chip Enable Controlled)





## **WRITE CYCLE NO. 3**

(Write Enable Controlled) 7, 12

