

STK11C48 CMOS nvSRAM High Performance 2K x 8 Nonvolatile Static RAM

FEATURES


- 30, 35 and 45ns Access Times
- 15, 20 and 25ns Output Enable Access
- · Unlimited Read and Write to SRAM
- · Software STORE Initiation
- · Automatic STORE Timing
- 100,000 STORE cycles to EEPROM
- 10 year data retention in EEPROM
- Automatic RECALL on Power Up
- Software RECALL Initiation
- Unlimited RECALL cycles from EEPROM
- · Single 5V±10% Operation
- Commercial and Industrial Temperatures
- · Available in muitiple standard packages

DESCRIPTION

The Simtek STK11C48 is a fast static RAM (30, 35, 45ns), with a nonvolatile electrically-erasable PROM (EEPROM) element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent nonvolatile data resides in EEPROM. Data transfers from the SRAM to the EEPROM (STORE), or from the EEPROM to the SRAM (RECALL) are initiated through software sequences. It combines the high performance and ease of use of a fast SRAM with nonvolatile data integrity.

The STK11C48 is pin compatible with industry standard SRAMs and is available in a 28-pin 300 mil plastic DIP, 28-pin 600 mil plastic DIP package and 28 pin SOIC packages.

LOGIC BLOCK DIAGRAM



PIN CONFIGURATIONS

NC 10 10 10 10 10 10 10 10 10 10 10 10 10	3 4 6 7 8 10 11 12	20 27 28 28 28 28 28 18 18 18 18 18 18 18 18 18 18 18 18 18	NC To				
28 - 350 SOIC 28 - 300 POIP 28 - 600 POIP							

PIN NAMES

A ₀ - A ₁₀	Address Inputs
W	Write Enable
DQ ₀ - DQ ₇	Data In/Out
Ē	Chip Enable
G	Output Enable
V _{CC}	Power (+5V)
V _{SS}	Ground

3-11

ABSOLUTE MAXIMUM RATINGS⁸

Voltage on typical input relative to Vss	0.6V to 7.0V
Voltage on DQ ₀₋₇ and G	0.5V to (V _{CC} +0.5V)
Temperature under bias	
Storage temperature	65°C to 150°C
Power dissipation	
DC output current	15mA
(One output at a time, one second duration	on)

Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC CHARACTERISTICS

 $(V_{CC} = 5.0V \pm 10\%)$

		COMM	ERCIAL	INDUS	JAIRTE		
SYMBOL.	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
CC1 b	Average V _{CC} Current		85		90	mA	t _{AVAV} = 30ns
· ·			80		85	mA	t _{AVAV} = 35ns
			75		80	mA	t _{AVAV} = 45ns
lcc2 d	Average V _{CC} Current		50		50	mA	All inputs at $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$
-	during STORE cycle						E≥ (V _{CC} - 0.2V)
l _{SB₁} c	Average V _{CC} Current		27		30	mA	t _{AVAV} = 30ns
·	(Standby, Cycling TTL Input Levels)		23		27	mA	t _{AVAV} = 35ns
			20		23	mA	t _{AVAV} = 45ns
							Ē≥V _{IH} ; all others cycling
l _{SB2} c	Average V _{CC} Current		1		1	mA	E ≥ (V _{CC} - 0.2V)
	(Standby, Stable CMOS Input Levels)	1					all others $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$
_l ITK	Input Leakage Current (Any Input)		±1		±1	μA	V _{CC} = max
							$V_{IN} = V_{SS}$ to V_{CC}
ЫК	Off State Output Leakage Current		±5		±5	μA	V _{CC} = max
							$V_{IN} = V_{SS}$ to V_{CC}
V _{IH}	Input Logic "1" Voltage	2.2	V _{CC} +.5	2.2	V _{CC} +.5	٧	All Inputs
V _{IL}	Input Logic "0" Voltage	V _{SS} 5	0.8	V _{SS} 5	0.8	٧	All Inputs
V _{OH}	Output Logic "1" Voltage	2.4		2.4		٧	l _{OUT} = -4mA
V _{OL}	Output Logic "0" Voltage		0.4		0.4	٧	I _{OUT} = 8mA
TA	Operating Temperature	0	70	-40	85	°C	

Note b: ICC, is dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded.

Note c: Bringing E ≥ V_{IH} will not produce standby current levels until any nonvolatile cycle in progress has timed out. See MODE SELECTION table,

Note d: ICC2 is the average current required for the duration of the store cycle (ISTORE) after the sequence (IWC) that initiates the cycle,

AC TEST CONDITIONS

Input Pulse Levels	V _{se} to 3V
Input Rise and Fall Times	⊂ 5ns
Input and Output Timing Reference Levels	1.5V
Output Load Se	e Figure 1

CAPACITANCE^e (T_A=25°C, f=1.0MHz)

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
CIN	Input Capacitance	7	рF	ΔV = 0 to 3V
C _{OUT}	Output Capacitance	7	pF	ΔV = 0 to 3V

Note e: These parameters are guaranteed but not tested.




Figure 1: AC Output Loading

8274887 0000799 875 📟

READ CYCLES #1 & #2

 $(V_{CC} = 5.0V \pm 10\%)$

	SYMBOLS			STK11	C48-30	STK11	C48-35	STK11	C48-45	
NO.	#1, #2	Alt	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
1	t _{ELOV}	t _{ACS}	Chip Enable Access Time		30		35		45	ns
2	t _{AVAV} g	t _{RC}	Read Cycle Time	30		35		45		ns
3	t _{AVQV} h	I _{AA}	Address Access Time		30		35		45	ns
4	t _{GLQV}	t _{OE}	Output Enable to Data Valid		15		20		25	ns
5	taxox	С ОН	Output Hold After Address Change	5		5		5		ns
6	t _{ELOX}	lLZ	Chip Enable to Output Active	5		5		5		ns.
7	t _{EHOZ} i	t _{HZ}	Chip Disable to Output Inactive		15		17		20	ns.
8	t _{GLOX}	louz	Output Enable to Output Active	0		0		0		ns
9	t _{GHQZ} i	t _{OHZ}	Output Disable to Output Inactive		15		17		20	ns
10	t _{ELICCH} *	tpA	Chip Enable to Power Active	0		0		0		ns .
11	^t EHICCL ^{C,⊕}	1 _{PS}	Chip Disable to Power Standby		30		35		45	ns
11A	twnov	¹ wR	Write Recovery Time		35		45		55	ns


Note c: Bringing \overline{E} high will not produce standby currents until any nonvolatile cycle in progress has timed out. See MODE SELECTION table.

Note e: Parameter guaranteed but not tested.


Note g: For READ CYCLE #1 and #2, W must be high for entire cycle.

Note h: Device is continuously selected with \overline{E} low and \overline{G} low. Note i: Measured \pm 200mV from steady state output voltage.

READ CYCLE #1 g,h



READ CYCLE #2 g



WRITE CYCLES #1 & #2


 $(V_{CC} = 5.0V \pm 10\%)$

	SYMBOLS				STK11	C48-30	STK11C48-35		STK11C48-45		
NO.	#1	#1 #2 Alt. PARAMETER		MEN	MAX	MIN	MAX	MIN	MAX	UNITS	
12	tavav	1 _{AVAV}	¹wc	Write Cycle Time	45		45		45		ns
13	[‡] WLWH	1wleh	¹₩P	Write Pulse Width	35		35		35		ns
14	t _{ELWH}	¹ ELEH	tcw	Chip Enable to End of Write	35		35		35		ns
15	[‡] DVWH	t _{DVEH}	t _{DW}	Data Set-up to End of Write	30		30		30		ns
16	^t wHDX	t _{EHDX}	t _{DH}	Data Hold After End of Write	0		0		0		лв
17	[†] AVWH	t _{AVEH}	taw	Address Set-up to End of Write	35		35		35		ns
18	t _{AVWL}	t _{AVEL}	tas	Address Set-up to Start of Write	0		0		0		ns
19	^t whax	† _{EHAX}	1 _{WR}	Address Hold After End of Write	0		0		0		ns
20	tw.coz ^{i,m}		1 _{WZ}	Write Enable to Output Disable		35		35		35	ns
21	t _{whax}		low	Output Active After End of Write	5		5		5		ns


Note i: Measured ± 200 mV from steady state output voltage. Note k: \overline{E} or \overline{W} must be high during address transitions.

Note m: If \overline{W} is low when \overline{E} goes low, the outputs remain in the high impedance state.

WRITE CYCLE #1: W CONTROLLED^k



WRITE CYCLE #2: E CONTROLLED k



DATA OUT HIGH IMPEDANCE

8274887 0000801 253

NONVOLATILE MEMORY OPERATION


MODE SELECTION

Ē	W	A ₁₀ - A ₀ (hex)	MODE	1/0	POWER	NOTES
Н	х	X	Not Selected	Output High Z	Standby	
L	н	X	Read SRAM	Output Data	Active	0
L	L	X	Write SRAM	Input Data	Active	
L	Н	000	Read SRAM	Output Data	Active	n,o
	i !	555	Read SRAM	Output Data		n,o
	1 1	2AA	Read SRAM	Output Data		n,o
	1 1	7FF	Read SRAM	Output Data		n,o
	1	0F0	Read SRAM	Output Data		n,o
	ŀ	70F	Nonvolatile STORE	Output High Z	lcc ₂	n
Ļ	н	000	Read SRAM	Output Data	Active	n,o
	1 1	555	Read SRAM	Output Data		n,o
		2AA	Read SRAM	Output Data		n,o
	! !	7FF	Read SRAM	Output Data		n,o
		oFo	Read SRAM	Output Data		n,o
		70E	Nonvolatile RECALL	Output High Z		n

Note n: The six consecutive addresses must be in order listed - (000, 555, 2AA, 7FF, 0F0, 70F) for a STORE cycle or (000, 555, 2AA, 7FF, 0F0, 70E) for a RECALL cycle. W must be high during all six consecutive cycles. See STORE cycle and RECALL cycle tables and diagrams for further details.

Note o: VO state assumes that \overline{G} is low. Initiation and operation of nonvolatile cycles does not depend on the state of \overline{G} .

STORE CYCLE INHIBIT and AUTOMATIC POWER-UP RECALL



STORE/RECALL CYCLE

 $(V_{CC} = 5.0V \pm 10\%)$

		BOLS		STK11	C48-30	STK11C48-35		STK11C48-45		
NO.	#1	Art. PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	
22	tavav	t _{RC}	STORE/RECALL Initiation Cycle Time	30		35		45		ns
23	†ELOZ ^P		Chip Enable to Output Inactive		650		650		650	ns
24	t _{ELOXS}	t _{STORE} ¶	STORE Cycle Time		10		10		10	ms
25	[†] ELOXR	^t RECALL ^r	RECALL Cycle Time		20		20	-	20	μ8
26	taveln*	t _{AE}	Address Set-up to Chip Enable	0		0		0		ns
27	t _{ELEHN} s,t	t _{EP}	Chip Enable Pulse Width	20		25		35		ns
28	t _{EHAXN} s	t _{EA}	Chip Disable to Address Change	0		0		0		ns
29	[†] RESTORE		Power up Recall Duration		550		550		550	μS

Note p: Once the software STORE or RECALL cycle is initiated, it completes automatically, ignoring all inputs.

Note q: Note that STORE cycles (but not RECALLs) are aborted by $V_{CC} < 4.0V$ (STORE inhibit).

Note r: A RECALL cycle is initiated automatically at power up when V_{CC} exceeds 4.0V. t_{RESTORE} is measured from the point at which V_{CC} exceeds 4.5V.

Note s: Noise on the Epin may trigger multiple read cycles from the same address and abort the address sequence.


Note t: If the Chip Enable Pulse Width is less than teloy (see READ CYCLE #2) but greater than or equal to telen, then the data may not be valid at the end of the low pulse, however the STORE or RECALL will still be initiated.

Note u: W must be HIGH when E is Low during the address sequence in order to initiate a nonvolatile cycle. G may be either HIGH or Low throughout.

Addresses #1 through #6 are found in the MODE SELECTION table. Address #6 determines whether the STK11C48 performs a STORE or RECALL.

Note v: E must be used to clock in the address sequence for the Software STORE and RECALL cycles.

STORE/RECALL CYCLE U,V



DEVICE OPERATION

The STK11C48 has two separate modes of operation: SRAM mode and nonvolatile mode. In SRAM mode, the memory operates as a standard fast static RAM. In nonvolatile operation, data is transferred from SRAM to EEPROM or from EEPROM to SRAM. In this mode SRAM functions are disabled.

SRAM READ

The STK11C48 performs a READ cycle whenever \bar{E} and \bar{G} are LOW while \bar{W} is HIGH. The address specified on pins A_{0-10} determines which of the 2048 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of t_{AVQV} (READ CYCLE #1). If the READ is initiated by \bar{E} or \bar{G} , the outputs will be valid at t_{ELQV} or at t_{GLOV} , whichever is later (READ CYCLE #2). The data outputs will repeatedly respond to address changes within the t_{AVQV} access time without the need for transitions on any control input pins, and will remain valid until another address change or until \bar{E} or \bar{G} is brought HIGH or \bar{W} is brought LOW.

The STK11C48 is a high speed memory and therefore must have a high frequency bypass capacitor of approximately $0.1\mu F$ connected between DUT V_{CC} and V_{SS} using leads and traces that are as short as possible. As with all high speed CMOS ICs, normal careful routin gof power, ground and signals will help prevent noise problems.

SRAM WRITE

A write cycle is performed whenever $\overline{\mathbb{E}}$ and $\overline{\mathbb{W}}$ are LOW. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either $\overline{\mathbb{E}}$ or $\overline{\mathbb{W}}$ go HIGH at the end of the cycle. The data on pins DQ₀₋₇ will be written into the memory if it is valid t_{DVWH} before the end of a $\overline{\mathbb{W}}$ controlled WRITE or t_{DVEH} before the end of an $\overline{\mathbb{E}}$ controlled WRITE.

It is recommended that \overline{G} be kept HIGH during the entire WRITE cycle to avoid data bus contention on common I/O lines. If \overline{G} is left LOW, internal circuitry will turn off the output buffers t_{WLOZ} after \overline{W} goes LOW.

NONVOLATILE STORE

The STK11C48 STORE cycle is initiated by executing sequential READ cycles from six specific address locations. By relying on READ cycles only, the STK11C48 implements nonvolatile operation while remaining pinfor-pin compatible with standard 2Kx8 SRAMs. During

the STORE cycle, an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. The program operation copies the SRAM data into nonvolatile elements. Once a STORE cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of reads from specific addresses is used for STORE initiation, it is important that no other read or write accesses intervene in the sequence or the sequence will be aborted and no STORE or RECALL will take place.

To enable the STORE cycle the following READ sequence must be performed:

1.	Read address	000 (hex)	Valid READ
2.	Read address	555 (hex)	Valid READ
3.	Read address	2AA (hex)	Valid READ
4.	Read address	7FF (hex)	Valid READ
5.	Read address	OFO (hex)	Valid READ
6.	Read address	70F (hex)	Initiate STORE Cycle

Once the sixth address in the sequence has been entered, the STORE cycle will commence and the chip will be disabled. It is important that READ cycles and not WRITE cycles be used in the sequence, although it is not necessary that \overline{G} be LOW for the sequence to be valid. After the t_{STORE} cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.

HARDWARE PROTECT

The STK11C48 offers hardware protection against inadvertent STORE cycles through $V_{\rm CC}$ Sense. A STORE cycle will not be initiated, and one in progress will discontinue, if $V_{\rm CC}$ goes below 4.0V. 4.0V is a typical, characterized value. The datasheet specifications are guaranteed only for $V_{\rm CC}=5.0\pm10\%$.

NONVOLATILE RECALL

A RECALL cycle of the EEPROM data into the SRAM is initiated with a sequence of READ operations in a manner similar to the STORE initiation. To initiate the RECALL cycle the following sequence of READ operation must be performed:

1.	Read address	000 (hex)	Valid READ
2.	Read address	555 (hex)	Valid READ
3.	Read address	2AA (hex)	Valid READ
4.	Read address	7FF (hex)	Valid READ
5.	Read address	0F0 (hex)	Valid READ
6.	Read address	70E (hex)	Initiate RECALL Cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared and second, the nonvolatile information is transferred into the SRAM cells. The RECALL operation in no way alters the data in the EEPROM cells. The nonvolatile data can be recalled an unlimited number of times.

On power-up, once V_{CC} exceeds the V_{CC} sense voltage of 4.0V, a *RECALL* cycle is automatically initiated. The voltage on the V_{CC} pin must not drop below 4.0V

once it has risen above it in order for the *RECALL* to operate properly. Due to this automatic *RECALL*, SRAM operation cannot commence until trestore after V_{CC} exceeds 4.0V. 4.0V is a typical, characterized value.

If the STK11C48 is in a WRITE state at the end of power-up *RECALL*, the SRAM data will be corrupted. To help avoid this situation, a 10K Ohm resistor should be connected between \overline{W} and system V_{CC} .

ORDERING INFORMATION

