



## 250-mA Ultra Low-Noise LDO Regulator with Discharge Option

#### **DESCRIPTION**

The SiP21103 is a 250 mA CMOS LDO (low dropout) voltage regulator. It is the perfect choice for low voltage, low power applications. An ultra low ground current makes this part attractive for battery operated power systems. The SiP21103 also offers ultra low dropout voltage to prolong battery life in portable electronics. Systems requiring a quiet voltage source, such as RF applications, will benefit from the SiP21103's ultra low output noise. An external noise bypass capacitor connected to the device's BP pin can further reduce the noise level. The SiP21103 is designed to maintain regulation while delivering 400 mA peak current, making it ideal for systems that have a high surge current upon turn-on.

For better transient response and regulation, an active pulldown circuit is built into the SiP21103 to clamp the output voltage when it rises beyond normal regulation. The SiP21103 automatically discharges the output voltage by connecting the output to ground through a 100  $\Omega$  N-channel MOSFET when the device is put in shutdown mode.

The SiP21103 features reverse battery protection to limit reverse current flow to approximately 1  $\mu A$  in the event reversed battery is applied at the input, thus preventing damage to the IC.

The SiP21103 is available in a lead (Pb)-free 5-pin MLP22 PowerPAK package and is specified to operate over the industrial temperature range of - 40 °C to 85 °C.


#### **FEATURES**

- Ultra low dropout 250 mV at 250 mA load
- Ultra low noise 30  $\mu V_{RMS}$  (10 Hz to 100 kHz)
- Shutdown control
- 130 µA ground current at 250 mA load
- 2 % guaranteed output voltage accuracy
- 400 mA peak output current capability
- Uses low ESR ceramic capacitors
- Fast start-up (50 µs)
- Fast line and load transient response ( $\leq 30 \mu s$ )
- 1 µA maximum shutdown current
- Output current limit
- Reverse battery protection
- Built-in short circuit and thermal protection
- Output, auto-discharge in shutdown mode
- Fixed 1.2 V, 1.8 V, 2.5 V, 2.6 V, 2.8 V, 2.85 V, 3.0 V, 3.3 V, 5.0 V output voltage options
- MLP22-5 PowerPAK® package
- Compliant to RoHS directive 2002/95/EC

#### **APPLICATIONS**

- Cellular phones, wireless handsets
- Noise-sensitive electronic systems, laptop and palmtop computers
- **PDAs**
- **Pagers**
- Digital cameras
- MP3 player
- Wireless modem

#### TYPICAL APPLICATION CIRCUIT



<sup>\*</sup> Pb containing terminations are not RoHS compliant, exemptions may apply.

Document Number: 73392 S09-1453-Rev. D, 03-Aug-09



ABSOLUTE MAXIMUM RATINGS						
Parameter	Limit	Unit				
Input Voltage, V <sub>IN</sub> to GND		- 6.0 to 6.5	V			
V <sub>SD</sub> (See Detailed Description)		- 0.3 to V <sub>IN</sub>				
Output Current, I <sub>OUT</sub>	Short Circuit Protected					
Output Voltage, V <sub>OUT</sub>	- 0.3 to V <sub>IN</sub> + 0.3	V				
Package Power Dissipation, (P <sub>d</sub> ) <sup>b</sup>		1.23	W			
Thermal Resistance		65	°C/W			
R <sub>(\ThetaJC)</sub> <sup>a</sup>		8	C/VV			
Maximum Junction Temperature, T <sub>J(max)</sub>	150	°C				
Storage Temperature, T <sub>STG</sub>		- 65 to 150				

- a. Device mounted with all leads soldered or welded to PC board.
- b. Derate 15.4 mW/°C above  $T_A$  = 70 °C.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING RANGE				
Parameter	Limit	Unit		
Input Voltage, V <sub>IN</sub>	2 to 6	V		
Input Voltage, V <sub>SD</sub>	0 to V <sub>IN</sub>	v		
Output Current	0 to 250	mA		
C <sub>IN</sub> , C <sub>OUT</sub> <sup>a</sup> (Ceramic)	2.2	μF		
C <sub>IN</sub> , (Ceramic)	0.01	μг		
Operating Ambient Temperature, T <sub>A</sub> - 40 to 85				
Operating Junction Temperature, T <sub>J</sub>	- 40 to 125	°C		

#### Notes:

a. Maximum ESR of  $C_{\mbox{\scriptsize OUT}}\!\!:$  0.2  $\Omega.$ 

SPECIFICATIONS								
		Test Conditions Unless Specified $T_{A} = 25  ^{\circ}\text{C},  V_{\text{IN}} = V_{\text{OUT(nom)}} + 1  \text{V, I}_{\text{OUT}} = 1  \text{mA},$			Limits - 40 °C to 85 °C			
Parameter	Symbol	$C_{IN} = 2.2 \mu\text{F},  C_{OUT} = 2.2 \mu\text{F},  V_{\overline{SD}} = 1.5 \text{V}$		Temp.a	Min.b	Typ.c	Max.b	Unit
Start-Up BP Current	I <sub>OUT</sub>	ON/OFF =	: High	Room		1		mA
Input Voltage Range	V <sub>IN</sub>			Full	2		6	V
			V <sub>OUT</sub> ≥ 1 8 V	Room	- 2.0	1	2.0	
Output Voltage Accuracy		1 mA ≤ I <sub>OUT</sub> ≤ 250 mA	VOU1 ≥ 1 0 V	Full	- 3.0	1	3.0	%
Output Voltage Accuracy		1 1114 2 1001 2 230 1114	V <sub>OUT</sub> = 1 2 V, 1.5 V	Room	- 2.5	1	2.5	
			V <sub>OUT</sub> = 12 v, 1.5 v	Full	- 3.5	1	3.5	
Line Regulation ( $V_{OUT} \le 3 V$ )		From V <sub>IN</sub> = V <sub>OUT(nom)</sub> + 1 V to V <sub>OUT(nom)</sub> + 2 V		Full	- 0.06		0.18	
Line Regulation $(3.0 \text{ V} < \text{V}_{\text{OUT}} \le 3.6 \text{ V})$	$\Delta V_{OUT} x 100$ $\Delta V_{IN} x V_{OUT(nom)}$			Full	0		0.3	%/V
Line Regulation (5 V Version)		From V <sub>IN</sub> = 5.5 V to 6 V		Full	0		0.4	
		I <sub>OUT</sub> = 1 mA		Room		1		
Dunner of Maltanad, Q		I <sub>OUT</sub> = 50 mA		Room		45	80	
Dropout Voltage <sup>d, g</sup>				Full		50	90	
$(V_{OUT(nom)} \ge 2.6 \text{ V})$		Ja 25	0 mΔ	Room		250	350	1
	$V_{IN}$ - $V_{OUT}$	OUT - 23	I <sub>OUT</sub> = 250 mA				415	mV
Dropout Voltage <sup>d, g</sup>		I <sub>OUT</sub> = 50 mA		Room		65	100	
				Full			120	
$(V_{OUT(nom)} < 2.6 \text{ V}, V_{IN} \ge 2 \text{ V})$		laux = 25	I <sub>OUT</sub> = 250 mA			350	520	
	1007 - 230 1114		O 1117 C	Full			570	



T								
		Test Conditions Unless S			Limits			
		$T_A = 25$ °C, $V_{IN} = V_{OUT(nom)} + 1$ V, $I_{OUT} = 1$ mA,				°C to 8		
Parameter	Symbol	$C_{IN} = 2 \mu F, C_{OUT} = 2.0 \mu F, V_{S}$	<sub>SD</sub> = 1.5 V	Temp. <sup>a</sup>	Min.b	Typ. <sup>c</sup>	Max. <sup>b</sup>	Unit
		I <sub>OUT</sub> = 0 mA		Room		100	150	
Ground Pin Current <sup>e, g</sup>				Full			180	
$(V_{OUT(nom)} \le 3 V)$		I <sub>OUT</sub> = 250 mA		Room		120	200	
	I <sub>GND</sub>			Full			330	μΑ
	GND	I <sub>OUT</sub> = 0 mA		Room		110	170	μΛ
Ground Pin Current <sup>e</sup>				Full			200	
$(V_{OUT(nom)} > 3 V)$		I <sub>OUT</sub> = 250 mA		Room Full		140	225	
							275	
Peak Output current	I <sub>O(peak)</sub>	$V_{OUT} \ge 0.95 \text{ x } V_{OUT(nom)}. t_P$		Full	400			mA
Output Noise Voltage	e <sub>N</sub>	$V_{NOM}$ = 2.6 V, BW = 10 Hz to 100 kHz, 0 mA < I <sub>OUT</sub> < 250 mA, C <sub>NOISE</sub> = 0.01 µF		Room		30		μV(rms)
	ΔV <sub>OUT</sub> /ΔV <sub>IN</sub>	O TITA < TOUT < 230 TITA, ONOIS	f = 1 kHz	Room		60		
Ripple Rejection		I <sub>OUT</sub> = 250 mA	f = 10 kHz	Room		40		dB
nippie nejection			f = 100 kHz	Room		30		ub
Dynamic Line Regulation	$\Delta V_{O(line)}$	$V_{IN}: V_{OUT(nom)} + 1 \text{ V to } V_{OUT(nom)} + 2 \text{ V}$ $t_r/t_f = 2 \text{ µs}, I_{OUT} = 250 \text{ mA}$		Room		20		mV
Dynamic Load Regulation	$\Delta V_{O(load)}$	I <sub>OUT</sub> : 1 mA to 250 mA, t <sub>r</sub> /t	t <sub>f</sub> = 2 μs	Room		20		
Thermal Shutdown Junction Temperature	T <sub>J(S/D)</sub>			Room		150		°C
Thermal Hysteresis	T <sub>HYST</sub>			Room		20		
Reverse Current	I <sub>R</sub>	V <sub>IN</sub> = - 6.0 V		Room		1		μΑ
Short Circuit Current	I <sub>SC</sub>	V <sub>OUT</sub> = 0 V		Room		700		mA
Shutdown								I.
Shutdown Supply Current	I <sub>CC(off)</sub>	V <sub>SD</sub> = 0 V		Room		0.1	1	μΑ
SD Pin Input Voltage	V <sub>SD</sub>	High = Regulator ON (Rising)		Full	1.5		$V_{IN}$	V
3D Fill input voltage		Low = Regulator OFF (Falling)		Full			0.4	V
Auto Discharge Resistance	R_DIS			Room		100		Ω
SD Pin Input Current <sup>f</sup>	$I_{IN(\overline{SD})}$	V <sub>SD</sub> = 1.5 V, V <sub>IN</sub> = 6 V		Room		0.7		μΑ
SD Hysteresis	$V_{HYST(\overline{SD})}$			Full		150		mV
V <sub>OUT</sub> Turn-On Time	t <sub>ON</sub>	V <sub>SD</sub> (See Figure 1), I <sub>LOAD</sub> = 100 nA				50		μS

- a. Room = 25 °C, Full = 40 °C to 85 °C.
- b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum.
- c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing. Typical values for dropout voltage at V<sub>OUT</sub> ≥ 2 V are measured at VOUT = 3.3 V, while typical values for dropout voltage at V<sub>OUT</sub> < 2 V are measured at V<sub>OUT</sub> = 1.8 V.
   d. Dropout voltage is defined as the input to output differential voltage at which the output voltage drops 2 % below the output voltage measured
- with a 1 V differential, provided that  $V_{\text{IN}}$  does not drop below 2.0 V.
- e. Ground current is specified for normal operation as well as "drop-out" operation.
- f. The device's shutdown pin includes a typical 2  $\text{M}\Omega$  internal pull-down resistor connected to ground.
- g.  $V_{OUT(nom)}$  is  $V_{OUT}$  when measured with a 1 V differential to  $V_{IN}$ .

# VISHAY

### **TIMING WAVEFORMS**





Figure 1. Timing Diagram for Power-Up

#### **PIN CONFIGURATION**




PIN DESCRIPTION								
Pin Number	in Number Name Function							
1	SD	By applying less than 0.4 V to this pin, the device will be turned off. Connect this pin to $V_{\text{IN}}$ if unused						
2	GND	Ground pin. For better thermal capability, directly connected to large ground plane						
3	$V_{IN}$	Input supply pin. Bypass this pin with a 1 μF ceramic or tantalum capacitor to ground						
4	V <sub>OUT</sub>	Output voltage. Connect C <sub>OUT</sub> between this pin and ground.						
5	BP	Noise bypass pin. For low noise applications, a 0.01 $\mu$ F ceramic capacitor should be connected from this pin to ground.						

ORDERING INFORMATION							
Lead (Pb)-free Part Number	Marking	Voltage Temperature Range		Package			
SiP21103DLP-12-E3	X0LL	1.2					
SiP21103DLP-18-E3	A0LL	1.8					
SiP21103DLP-25-E3	A3LL	2.5					
SiP21103DLP-26-E3	A4LL	2.6					
SiP21103DLP-28-E3	A6LL	2.8	- 40 °C to 85 °C	MLP22-5			
SiP21103DLP-285-E3	A7LL	2.85					
SiP21103DLP-30-E3	B0LL	3.0					
SiP21103DLP-33-E3	B1LL	3.3					
SiP21103DLP-50-E3	B4LL	5.0					







### TYPICAL CHARACTERISTICS Internally Regulated, 25 °C, unless otherwise noted




#### Normalized Output Voltage vs. Load Current






0.4  $V_{IN} = V_{OUT(nom)} + 1 V$ 0.2  $I_{OUT} = 0 \text{ mA}$ 0.0  $I_{OUT} = 75 \text{ mA}$ VOUT (%) - 0.2  $I_{OUT} = 150 \text{ mA}$ - 0.4 I<sub>OUT</sub> = 250 mA - 0.6 - 0.8 - 1.0 - 40 - 15 85 Ambient Temperature (°C)

Normalized V<sub>OUT</sub> vs. Temperature




No Load GND Pin Current vs. Input Voltage




**Output Short Circuit Current vs. Temperature** 

# VISHAY


## TYPICAL CHARACTERISTICS Internally Regulated, 25 °C, unless otherwise noted








**Dropout Voltage vs. Temperature** 



V<sub>IN</sub> - V<sub>OUT</sub> Transfer Characteristic




Dropout Voltage vs. V<sub>OUT</sub>






#### **TYPICAL WAVEFORMS**




$$\begin{split} &V_{OUT}=3.0~V\\ &C_{OUT}=1~\mu\text{F}\\ &I_{LOAD}=1~to~150~m\text{A}\\ &t_{rise}=2~\mu\text{s} \end{split}$$

#### **Load Transient Response-1**




 $\begin{array}{l} V_{INSTEP}=4~to~5~V \\ V_{OUT}=3~V \\ C_{OUT}=1~\mu F \\ C_{IN}=1~\mu F \\ I_{LOAD}=150~mA \\ t_{rise}=5~\mu s \end{array}$ 

#### Line Transient Response-1



$$\begin{split} &V_{OUT}=3.0\ V\\ &C_{OUT}=1\ \mu F\\ &I_{LOAD}=150\ to\ 1\ mA\\ &t_{fall}=2\ \mu s \end{split}$$

#### **Load Transient Response-2**





 $\begin{array}{l} V_{INSTEP}=5 \text{ to } 4 \text{ V} \\ V_{OUT}=3 \text{ V} \\ C_{OUT}=1 \text{ } \mu\text{F} \\ C_{IN}=1 \text{ } \mu\text{F} \\ I_{LOAD}=150 \text{ mA} \\ t_{fall}=5 \text{ } \mu\text{s} \end{array}$ 

**Line Transient Response-2** 

# VISHAY.

#### **TYPICAL WAVEFORMS**






**Output Noise** 

**Noise Spectrum** 

#### **FUNCTIONAL BLOCK DIAGRAM**





#### **DETAILED DESCRIPTION**

The SiP21103 is a low-noise, low drop-out and low quiescent current linear voltage regulator, packaged in a small footprint MLP22-5 package. The SiP21103 can supply loads up to 250 mA. As shown in the block diagram, the circuit consists of a bandgap reference error, amplifier, P-Channel pass transistor and feedback resistor string. An external bypass capacitor connected to the BP pin reduces noise at the output. Additional blocks, not shown in the block diagram, include a precise current limiter, reverse battery and current protection and thermal sensor.

#### **Thermal Overload Protection**

The thermal overload protection limits the total power dissipation and protects the device from being damaged. When the junction temperature exceeds 150 °C, the device turns the P-Channel pass transistor off.

#### **Reverse Battery Protection**

The SiP21103 has a battery reverse protection circuitry that disconnects the internal circuitry when  $V_{IN}$  drops below the GND voltage. There is no current drawn in such an event. When the  $\overline{SD}$  pin is hardwired to  $V_{IN}$ , the user must connect the  $\overline{SD}$  pin to  $V_{IN}$  via a 100  $k\Omega$  resistor if reverse battery protection is desired. Hardwiring the  $\overline{SD}$  pin directly to the  $V_{IN}$  pin is allowed when reverse battery protection is not desired.

#### **Noise Reduction**

An external 10 nF bypass capacitor at BP is used to create a low pass filter for noise reduction. The start-up time is fast, since a power-on circuit pre-charges the bypass capacitor. After the power-up sequence the pre-charge circuit is switched to standby mode in order to save current. It is therefore not recommended to use larger bypass capacitor values than 50 nF. When the circuit is used without a capacitor, stable operation is guaranteed.

#### **Auto-Discharge**

The SiP21103 V<sub>OUT</sub> has an internal 100  $\Omega$  (typ.) discharge path to ground when the  $\overline{\text{SD}}$  pin is low.

#### **Stability**

The circuit is stable with only a small output capacitor equal to 6 nF/mA (= 1.5  $\mu$ F at 250 mA). Since the bandwidth of the error amplifier is around 1-3 MHz and the dominant pole is at the output node, the capacitor should be capacitive in this range, i.e., for 250 mA load current, an ESR < 0.2  $\Omega$  is necessary. Parasitic inductance of about 10 nH can be tolerated.

#### Safe Operating Area

The ability of the SiP21103 to supply current is ultimately dependent on the junction temperature of the pass device. Junction temperature is in turn dependent on power dissipation in the pass device, the thermal resistance of the package and the circuit board, and the ambient temperature.

The power dissipation is defined as

$$P_D = (V_{IN} - V_{OUT}) * I_{OUT}$$
.

Junction temperature is defined as

$$T_{J} = T_{A} + ((P_{D} * (R\theta_{JC} + R\theta_{CA})).$$

To calculate the limits of performance, these equations must be rewritten.

Allowable power dissipation is calculated using the equation

$$P_D = (T_A - T_A) / (R\theta_{AC} + R\theta_{CA})$$

While allowable output current is calculated using the equation

$$I_{OUT} = (T_J - T_A) / (R\theta_{JC} + R\theta_{CA}) * (V_{IN} - V_{OUT}).$$

Ratings of the SiP21103 that must be observed are

$$T_{Jmax}$$
 = 125 °C,  $T_{Amax}$  = 85 °C,  $(V_{IN}$  -  $V_{OUT})_{max}$  = 5.3 V,  $R\theta_{JC}$  = 8 °C/W.

The value of  $R\theta_{CA}$  is dependent on the PC board used. The value of  $R\theta_{CA}$  for the board used in device characterization is approximately 57 °C/W.

Figure 1 shows the performance limits graphically for the SiP21103 mounted on the circuit board used for thermal characterization.

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppq?73392">www.vishay.com/ppq?73392</a>.



Vishay

## **Disclaimer**

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000 www.vishay.com Revision: 18-Jul-08