



December 1996

Fast CMOS 3.3V 8-Bit Registered Transceivers

Features

- Advanced 0.6 micron CMOS Technology
- Compatible with LCX™ Families of Products
- Supports 5V Tolerant Mixed Signal Mode Operation
 - Input Can Be 3V or 5V
 - Output Can Be 3V or Connected to 5V Bus
- Advanced Low Power CMOS Operation
- Excellent Output Drive Capability:
 - Balanced Drives (24mA Sink and Source)
- Low Ground Bounce Outputs
- Hysteresis on All Inputs

Pinout



Description

The CD74LPT646 and CD74LPT652 are designed with a bus transceiver with three-state D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. The CD74LPT652 utilizes GAB and \bar{G} BA signals to control the transceiver functions. The CD74LPT646 utilizes the enable control (\bar{G}) and direction pins (DIR) to control the transceiver functions. SAB and SBA control pins are used to select either real-time or stored data transfer. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between real-time and stored data. A low input level selects real-time data and a high selects stored data.

The CD74LPT646 and CD74LPT652 can be driven from either 3.3V or 5.0V devices allowing this device to be used as a translator in a mixed 3.3/5.0V system.

Ordering Information


PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD74LPT646QM	-40 to 85	24 Ld QSOP	M24.15-P
CD74LPT646AQM	-40 to 85	24 Ld QSOP	M24.15-P
CD74LPT646CQM	-40 to 85	24 Ld QSOP	M24.15-P
CD74LPT646M	-40 to 85	24 Ld SOIC	M24.3-P
CD74LPT646AM	-40 to 85	24 Ld SOIC	M24.3-P
CD74LPT646CM	-40 to 85	24 Ld SOIC	M24.3-P
CD74LPT652QM	-40 to 85	24 Ld QSOP	M24.15-P
CD74LPT652AQM	-40 to 85	24 Ld QSOP	M24.15-P
CD74LPT652CQM	-40 to 85	24 Ld QSOP	M24.15-P
CD74LPT652M	-40 to 85	24 Ld SOIC	M24.3-P
CD74LPT652AM	-40 to 85	24 Ld SOIC	M24.3-P
CD74LPT652CM	-40 to 85	24 Ld SOIC	M24.3-P

NOTE: QSOP is commonly known as SSOP.

When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.

CD74LPT646, CD74LPT652

Functional Block Diagram



TRUTH TABLE (CD74LPT646)

FUNCTION/OPERATION	INPUTS						DATA I/O (NOTE 1)	
	\bar{G}	DIR	CPAB	CPBA	SAB	SBA	A ₀ - A ₇	B ₀ - B ₇
Isolation Store A and B Data	H H	X X	H or L ↑	H or L ↑	X X	X X	Input	Input
Real Time B Data to A Bus Stored B Data to A Bus	L L	L L	X X	X H or L	X X	L H	Output	Input
Real Time A Data to B Bus Stored A Data to B Bus	L L	H H	X H or L	X X	L H	X X	Input	Output

TRUTH TABLE (CD74LPT652)

FUNCTION/OPERATION	INPUTS						(NOTES 1, 2) DATA I/O	
	GAB	$\bar{G}A$	CPAB	CPBA	SAB	SBA	A ₀ - A ₇	B ₀ - B ₇
Isolation Store A and B Data	L L	H H	H or L ↑	H or L ↑	X X	X X	Input	Input
Store A, Hold B Store A in Both Registers	X H	H H	↑ ↑	H or L ↑	X X (Note 2)	X X	Input Input	Unspecified Output (Note 1)

CD74LPT646, CD74LPT652


TRUTH TABLE (CD74LPT652) (Continued)

FUNCTION/OPERATION	INPUTS						(NOTES 1, 2) DATA I/O	
	GAB	\overline{GBA}	CPAB	CPBA	SAB	SBA	$A_0 - A_7$	$B_0 - B_7$
Hold A, Store B Store B in Both Registers	L L	X L	H or L ↑	↑ ↑	X X	X X (Note 2)	Unspecified Output (Note 1)	Input Input
Real Time B Data to A Bus Stored B Data to A Bus	L L	L L	X X	X H or L	X X	L H	Output	Input
Real Time A Data to B Bus Stored A Data to B Bus	H H	H H	X H or L	X X	L H	X X	Input	Output
Stored A Data to B Bus and Stored B Data to A Bus	H	L	H or L	H or L	H	H	Output	Output

NOTES:


1. The data output functions may be enabled or disabled by various signals at the \overline{G} or DIR for the CD74LPT646 type and \overline{GAB} or \overline{GBA} for CD74LPT652 type inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.
2. Select Control = L: clocks can occur simultaneously.
 Select Control = H: clocks must be staggered in order to load both registers.
 H = High Voltage Level
 L = Low Voltage Level
 X = Don't Care
 ↑ = LOW-to-HIGH transition

CD74LPT646, CD74LPT652




CD74LPT646	DIR	\bar{G}	CPAB	CPBA	SAB	SBA
	L	L	X	X	X	L
CD74LPT652	GAB	$\bar{G}\bar{B}\bar{A}$	CPAB	CPBA	SAB	SBA
	L	L	X	X	X	L

FIGURE 1. REAL-TIME TRANSFER BUS B TO A




CD74LPT646	DIR	\bar{G}	CPAB	CPBA	SAB	SBA
	H	L	X	X	L	X
CD74LPT652	GAB	$\bar{G}\bar{B}\bar{A}$	CPAB	CPBA	SAB	SBA
	H	H	X	X	L	X

FIGURE 2. REAL-TIME TRANSFER BUS A TO B



CD74LPT646	DIR	\bar{G}	CPAB	CPBA	SAB	SBA
	H	L	↑	X	X	X
	L	L	X	↑	X	X
	X	H	↑	↑	X	X
CD74LPT652	GAB	$\bar{G}\bar{B}\bar{A}$	CPAB	CPBA	SAB	SBA
	X	H	↑	X	X	X
	L	X	X	↑	X	X
	L	H	↑	↑	X	X

FIGURE 3. STORAGE FROM A AND/OR B



CD74LPT646	DIR	\bar{G}	CPAB	CPBA	SAB	SBA
(NOTE 3)	L	L	X	HorL	X	H
	H	L	HorL	X	H	X
CD74LPT652	GAB	$\bar{G}\bar{B}\bar{A}$	CPAB	CPBA	SAB	SBA
	H	L	HorL	HorL	H	H

FIGURE 4. TRANSFER STORES DATA TO A AND/OR B

NOTE:

3. Cannot transfer data to A bus and B bus simultaneously.

Pin Descriptions

PIN NAME	DESCRIPTION
A ₀ - A ₇	Data Register A Inputs, Data Register B Outputs
B ₀ - B ₇	Data Register B Inputs, Data Register A Outputs
CPAB, CPBA	Clock Pulse Inputs
SAB, SBA	Output Data Source Select Inputs
DIR, \bar{G}	Output Enable Inputs (CD74LPT646)
GAB, $\bar{G}\bar{B}\bar{A}$	Output Enable Inputs (CD74LPT652)
GND	Ground
V _{CC}	Power

CD74LPT646, CD74LPT652

Absolute Maximum Ratings

DC Input Voltage -0.5V to 7.0V
 DC Output Current 120mA

Operating Conditions

Operating Temperature Range -40°C to 85°C
 Supply Voltage to Ground Potential
 Inputs and V_{CC} Only -0.5V to 7.0V
 Supply Voltage to Ground Potential
 Outputs and D/O Only -0.5V to 7.0V

Thermal Information

Thermal Resistance (Typical, Note 4) θ_{JA} (°C/W)
 SOIC Package 75
 QSOP Package 100
 Maximum Junction Temperature 150°C
 Maximum Storage Temperature Range -65°C to 150°C
 Maximum Lead Temperature (Soldering 10s) 300°C
 (Lead Tips Only)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

4. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications

PARAMETER	SYMBOL	(NOTE 5) TEST CONDITIONS		MIN	(NOTE 6) TYP	MAX	UNITS
DC ELECTRICAL SPECIFICATIONS Over the Operating Range, T _A = -40°C to 85°C, V _{CC} = 2.7V to 3.6V							
Input HIGH Voltage (Input Pins)	V _{IH}	Guaranteed Logic HIGH Level		2.2	-	5.5	V
Input HIGH Voltage (I/O Pins)	V _{IH}	Guaranteed Logic HIGH Level		2.0	-	5.5	V
Input LOW Voltage (Input and I/O Pins)	V _{IL}	Guaranteed Logic LOW Level		-0.5	-	0.8	V
Input HIGH Current (Input Pins)	I _{IH}	V _{CC} = Max	V _{IN} = 5.5V	-	-	±1	µA
Input HIGH Current (I/O Pins)	I _{IH}	V _{CC} = Max	V _{IN} = V _{CC}	-	-	±1	µA
Input LOW Current (Input Pins)	I _{IL}	V _{CC} = Max	V _{IN} = GND	-	-	±1	µA
Input LOW Current (I/O Pins)	I _{IL}	V _{CC} = Max	V _{IN} = GND	-	-	±1	µA
High Impedance Output Current (Three-State Output Pins)	I _{OZH}	V _{CC} = Max	V _{OUT} = 5.5V	-	-	±1	µA
	I _{OZL}	V _{CC} = Max	V _{OUT} = GND	-	-	±1	µA
Clamp Diode Voltage	V _{IK}	V _{CC} = Min, I _{IN} = -18mA		-	-0.7	-1.2	V
Output HIGH Current	I _{ODH}	V _{CC} = 3.3V, V _{IN} = V _{IH} or V _{IL} , V _O = 1.5V (Note 7)		-36	-60	-110	mA
Output LOW Current	I _{ODL}	V _{CC} = 3.3V, V _{IN} = V _{IH} or V _{IL} , V _O = 1.5V (Note 7)		50	90	200	mA
Output HIGH Voltage	V _{OH}	V _{CC} = Min, V _{IN} = V _{IH} or V _{IL}	I _{OH} = -0.1mA	V _{CC} - 0.2	-	-	V
			I _{OH} = -3mA	2.4	3.0	-	V
		V _{CC} = 3.0V, V _{IN} = V _{IH} or V _{IL}	I _{OH} = -8mA	2.4	3.0	-	V
			I _{OH} = -24mA	2.0	-	-	V
Output LOW Voltage	V _{OL}	V _{CC} = Min, V _{IN} = V _{IH} or V _{IL}	I _{OL} = 0.1mA	-	-	0.2	V
			I _{OL} = 16mA	-	0.2	0.4	V
			I _{OL} = 24mA	-	0.3	0.5	V
Short Circuit Current (Note 8)	I _{OS}	V _{CC} = Max (Note 7), V _{OUT} = GND		-60	-85	-240	mA
Power Down Disable	I _{OFF}	V _{CC} = 0V, V _{IN} or V _{OUT} ≤ 4.5V		-	-	±100	µA
Input Hysteresis	V _H			-	150	-	mV

3

3.3V LPT

CD74LPT646, CD74LPT652

Electrical Specifications (Continued)

PARAMETER	SYMBOL	(NOTE 5) TEST CONDITIONS	MIN	(NOTE 6) TYP	MAX	UNITS
CAPACITANCE $T_A = 25^\circ\text{C}$, $f = 1\text{MHz}$						
Input Capacitance (Note 10)	C_{IN}	$V_{IN} = 0V$	-	4.5	6	pF
Output Capacitance (Note 10)	C_{OUT}	$V_{OUT} = 0V$	-	5.5	8	pF
POWER SUPPLY SPECIFICATIONS						
Quiescent Power Supply Current	I_{CC}	$V_{CC} = \text{Max}$ $V_{IN} = \text{GND}$ or V_{CC}	-	0.1	10	μA
Quiescent Power Supply Current TTL Inputs HIGH	ΔI_{CC}	$V_{CC} = \text{Max}$ $V_{IN} = V_{CC} - 0.6V$ (Note 11)	-	2.0	30	μA
Dynamic Power Supply (Note 12)	I_{CCD}	$V_{CC} = \text{Max}$, Outputs Open $\bar{G} = \text{DIR} = \text{GND}$ One Bit Toggling 50% Duty Cycle	-	50	75	$\mu\text{A}/\text{MHz}$
Total Power Supply Current (Note 14)	I_C	$V_{CC} = \text{Max}$, Outputs Open $f_i = 10\text{MHz}$, 50% Duty Cycle $\bar{G} = \text{DIR} = \text{GND}$ or $\text{GAB} = \overline{\text{GBA}} = \text{GND}$ One Bit Toggling	-	0.6	2.3	mA
		$V_{CC} = \text{Max}$, Outputs Open $f_i = 2.5\text{MHz}$, 50% Duty Cycle $\bar{G} = \text{DIR} = \text{GND}$ or $\text{GAB} = \overline{\text{GBA}} = \text{GND}$ 8 Bits Toggling	-	2.1	4.7 (Note 13)	mA

Switching Specifications Over Operating Range (NOTE 15)

PARAMETER	SYMBOL	(NOTE 16) TEST CONDITIONS	CD74LPTxxx		CD74LPTxxxA		CD74LPTxxxC		UNITS
			(NOTE 17) MIN	MAX	(NOTE 17) MIN	MAX	(NOTE 17) MIN	MAX	
CD74LPT646									
Propagation Delay Bus to Bus	t_{PLH} , t_{PHL}	$C_L = 50\text{pF}$ $R_L = 500\Omega$	2.0	7.5	2.0	6.3	1.5	5.4	ns
Output Enable Time \bar{G} , DIR to Bus	t_{PZH} , t_{PZL}		2.0	14.0	2.0	9.8	1.5	7.8	ns
Output Disable Time \bar{G} , DIR to Bus	t_{PHZ} , t_{PLZ}		2.0	9.0	2.0	6.3	1.5	6.3	ns
Propagation Delay Clock to Bus	t_{PLH} , t_{PHL}		2.0	9.0	2.0	6.3	1.5	5.7	ns
Propagation Delay SBA or SAB to Bus	t_{PLH} , t_{PHL}		2.0	9.5	2.0	7.7	1.5	6.2	ns
Setup Time HIGH or LOW, Bus to Clock	t_{SU}		4.0	-	2.0	-	2.0	-	ns
Hold Time HIGH or LOW, Bus to Clock	t_H	$C_L = 50\text{pF}$ $R_L = 500\Omega$	2.0	-	1.5	-	1.5	-	ns
Clock Pulse Width HIGH or LOW	t_W		6.0	-	5.0	-	5.0	-	ns

CD74LPT646, CD74LPT652

Switching Specifications Over Operating Range (NOTE 15) (Continued)

PARAMETER	SYMBOL	(NOTE 16) TEST CONDITIONS	CD74LPTxxx		CD74LPTxxxA		CD74LPTxxxC		UNITS
			(NOTE 17) MIN	MAX	(NOTE 17) MIN	MAX	(NOTE 17) MIN	MAX	
CD74LPT652									
Propagation Delay Bus to Bus	t_{PLH} , t_{PHL}	$C_L = 50\text{pF}$ $R_L = 500\Omega$	2.0	7.5	2.0	6.3	1.5	5.4	ns
Output Enable Time GBA, GAB to Bus	t_{PZH} , t_{PZL}		2.0	14.0	2.0	9.8	1.5	7.8	ns
Output Disable Time GBA, GAB to Bus	t_{PHZ} , t_{PLZ}		2.0	9.0	2.0	6.3	1.5	6.3	ns
Propagation Delay Clock to Bus	t_{PLH} , t_{PHL}		2.0	9.0	2.0	6.3	1.5	5.7	ns
Propagation Delay SBA or SAB to Bus	t_{PLH} , t_{PHL}		2.0	9.5	2.0	7.7	1.5	6.2	ns
Setup Time HIGH or LOW, Bus to Clock	t_{SU}		4.0	-	2.0	-	2.0	-	ns
Hold Time HIGH or LOW, Bus to Clock	t_H		2.0	-	1.5	-	1.5	-	ns
Clock Pulse Width HIGH or LOW	t_W		6.0	-	5.0	-	5.0	-	ns


NOTES:

- For conditions shown as Max or Min, use appropriate value specified under Electrical Specifications for the applicable device type.
- Typical values are at $V_{CC} = 3.3V$, 25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- This parameter is guaranteed but not tested.
- $V_{OH} = V_{CC} - 0.6V$ at rated current.
- This parameter is determined by device characterization but is not production tested.
- Per TTL driven input; all other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (N_{CP} f_{CP}/2 + f_i N_i)$
 $I_{CC} = \text{Quiescent Current (} I_{CCL}, I_{CCH} \text{ and } I_{CCZ})$
 $\Delta I_{CC} = \text{Power Supply Current for a TTL High Input}$
 $D_H = \text{Duty Cycle for TTL Inputs High}$
 $N_T = \text{Number of TTL Inputs at } D_H$
 $I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$
 $f_{CP} = \text{Clock Frequency for Register Devices (Zero for Non-Register Devices)}$
 $N_{CP} = \text{Number of Clock Inputs at } f_{CP}$
 $f_i = \text{Input Frequency}$
 $N_i = \text{Number of Inputs at } f_i$
 All currents are in milliamps and all frequencies are in megahertz.
- Propagation Delays and Enable/Disable times are with $V_{CC} = 3.3V \pm 0.3V$, normal range. For $V_{CC} = 2.7V$, extended range, all Propagation Delays and Enable/Disable times should be degraded by 20%.
- See test circuit and wave forms.
- Minimum limits are guaranteed but not tested on Propagation Delays.

3

3.3V LPT

Test Circuits and Waveforms



NOTE:

18. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $Z_{\text{OUT}} \leq 50\Omega$;
 $t_r, t_f \leq 2.5\text{ns}$.

FIGURE 5. TEST CIRCUIT




FIGURE 6. SETUP, HOLD, AND RELEASE TIMING

SWITCH POSITION	
TEST	SWITCH
$t_{\text{PLZ}}, t_{\text{PZL}}$, Open Drain	6V
$t_{\text{PHZ}}, t_{\text{PZH}}$	GND
$t_{\text{PLH}}, t_{\text{PHL}}$	Open

DEFINITIONS:

- C_L = Load capacitance, includes jig and probe capacitance.
 R_T = Termination resistance, should be equal to Z_{OUT} of the Pulse Generator.




FIGURE 7. PULSE WIDTH




FIGURE 8. ENABLE AND DISABLE TIMING




FIGURE 9. PROPAGATION DELAY