

LinCMOS™ QUADRUPLE DIFFERENTIAL COMPARATORS

D2901, SEPTEMBER 1985—REVISED FEBRUARY 1989

T-73-53

- Single- or Dual-Supply Operation
- Wide Range of Supply Voltages . . . 1.4 V to 18 V
- Very Low Supply Current Drain
300 μ A Typ at 5 V
130 μ A Typ at 1.4 V
- Built-In ESD Protection
- High Input Impedance . . . 10^{12} Typ
- Extremely Low Input Bias Current 5 pA Typ
- Ultrastable Low Input Offset Voltage
- Input Offset Voltage Change at Worst-Case Input Conditions Typically 0.23 μ V/Month, Including the First 30 Days
- Common-Mode Input Voltage Range Includes Ground
- Outputs Compatible with TTL, MOS, and CMOS
- Pin-Compatible with LM339


description

This device is fabricated using LinCMOS™ technology and consists of four independent voltage comparators; each designed to operate from a single power supply. Operation from dual supplies is also possible so long as the difference between the two supplies is 1.4 V to 18 V. Each device features extremely high input impedance (typically greater than 10^{12} Ω), which allows direct interface to high-impedance sources. The outputs are n-channel open-drain configurations and can be connected to achieve positive-logic wired-AND relationships. The capability of the TLC354 to operate from a 1.4-V supply makes this device ideal for low-voltage battery applications.


The TLC354 has internal electrostatic discharge (ESD) protection circuits and has been classified with a 2000-V ESD rating tested under MIL-STD-883C, Method 3015. However, care should be exercised in handling this device as exposure to ESD may result in degradation of the device parametric performance.

The TLC354M is characterized for operation over the full military temperature range of -55°C to 125°C . The TLC354I is characterized for operation over the industrial temperature range of -40°C to 85°C . The TLC354C is characterized for operation from 0°C to 70°C .

TLC354M . . . J PACKAGE
TLC354I, TLC354C . . . D OR N PACKAGE
(TOP VIEW)




TLC354M . . . FK PACKAGE
(TOP VIEW)



NC—No internal connection

symbol (each comparator)



3

Voltage Comparators

LinCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1985, Texas Instruments Incorporated

3-111


TLC354M, TLC354I, TLC354C
LinCMOS™ QUADRUPLE DIFFERENTIAL COMPARATORS

18E D ■ 8961724 0078340 9 ■

T-73-53

TEXAS INSTR (LIN/INTFC)

equivalent schematic (each comparator)



TEXAS INSTR (LIN/INTFC)

T-73-53

AVAILABLE OPTIONS

TA	V _{I0} MAX AT 25°C	PACKAGE			
		SMALL-OUTLINE (D)	CHIP CARRIER (FK)	CERAMIC DIP (J)	PLASTIC DIP (N)
0°C to 70°C	5 mV	TLC354CD	—	TLC354CJ	TLC354CN
-40°C to 85°C	5 mV	TLC354ID	—	TLC354IJ	TLC354IN
-55°C to 125°C	5 mV	—	TLC354MFK	TLC354MJ	—

D packages are available taped and reeled. Add "R" suffix to device type when ordering (e.g., TLC354CDR).

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{DD} (see Note 1)	18 V
Differential input voltage, V _{ID} (see Note 2)	±18 V
Input voltage, V _I	V _{DD}
Input voltage range	-0.3 V to 18 V
Output voltage, V _O	18 V
Input current, I _I	±5 mA
Output current, I _O	20 mA
Duration of output short-circuit to ground (see Note 3)	unlimited
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range: TLC354M	-55°C to 125°C
TLC354I	-40°C to 85°C
TLC354C	0°C to 70°C
Storage temperature range	-65°C to 150°C
Case temperature for 60 seconds: FK package	260°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package	300°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D or N package	260°C

- NOTES: 1. All voltage values except differential voltages are with respect to network ground.
 2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.
 3. Short circuits from outputs to V_{DD} can cause excessive heating and eventual device destruction.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR	DERATE ABOVE T _A	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D	500 mW	7.6 mW/°C	84°C	500 mW	494 mW	N/A
FK	500 mW	11.0 mW/°C	104°C	500 mW	500 mW	275 mW
J (TLC354M)	500 mW	11.0 mW/°C	104°C	500 mW	500 mW	275 mW
J (TLC354I, TLC354C)	500 mW	N/A	N/A	500 mW	500 mW	N/A
N	500 mW	N/A	N/A	500 mW	500 mW	N/A

3

Voltage Comparators

T-73-53

Voltage Comparators

recommended operating conditions

PARAMETER	M-SUFFIX				I-SUFFIX				C-SUFFIX				UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	TYP	MAX	
Supply voltage, V _{DD}	1.4	1.6	1.4	1.4	1.6	1.4	1.6	1.4	1.6	1.6	1.4	1.6	V
Common-mode input voltage, V _{IC}	V _{DD} = 5 V	0	3.5	0	3.5	0	3.5	0	3.5	0	3.5	0	V
	V _{DD} = 10 V	0	8.5	0	8.5	0	8.5	0	8.5	0	8.5	0	V
Operating free-air temperature, T _A	-56	125	-40	85	0	70	0	70	0	70	0	70	°C

electrical characteristics at specified free-air temperature, V_{DD} = 1.4 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]				TLC354M				TLC354I				TLC354C			
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN
V _{I0} Input offset voltage	V _{IC} = V _{CR} min, See Note 4	25°C		2	5		2	5		2	5		2	5		mV
I _O Input offset current		Full range		10			7			7			6.5			
I _B Input bias current		25°C		1			1			1			1			pA
	MAX TA			10			1			1			0.3			nA
	25°C			5			5			5			5			pA
	MAX TA			20			2			2			0.6			nA
V _{ICR} Common-mode input voltage range		25°C		0 to 0.1			0 to 0.1			0 to 0.1			0 to 0.1			V
I _{OH} High-level output current	V _{ID} = 1 V	V _{OH} = 5 V		0.2			0.2			0.2			0.2			μA
I _{OL} Low-level output current	V _{ID} = -0.5 V, I _{OL} = 0.6 mA	V _{OL} = 15 V		0.1			0.1			0.1			0.1			nA
V _{OL} Output voltage		25°C		Full range			1			1			1			1
I _{OL} Output current	V _{ID} = -0.5 V, V _{OL} = 300 mV	25°C		100	200		100	200		100	200		100	200		mV
Supply current	V _{DD} = 0.5 V, No load	25°C		1	1.6		1	1.6		1	1.6		1	1.6		mA
I _D (four comparators)		Full range		130	300		130	300		130	300		130	300		μA

[†]All characteristics are measured with zero common-mode input voltage unless otherwise noted. Full range is -55°C to 125°C for TLC354M, -40°C to 85°C for TLC354I, and 0°C to 70°C for TLC354C. **IMPORTANT:** See Parameter Measurement Information.

NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 1.25 V or below 150 mV with a 10-kΩ resistor between the output and V_{DD}. They can be verified by applying the limit value to the input and checking for the appropriate output state.

TEXAS
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

TLC354M, TLC354I, TLC354C
LinCMOS™ QUADRUPLE DIFFERENTIAL COMPARATORS

T-73-53

electrical characteristics at specified free-air temperature, $V_{DD} = 5\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]	TLC354M			TLC354I			TLC354C			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_{IO} Input offset voltage	$V_{IC} = V_{CR}$ min. See Note 4	25°C Full range	2	10	2	10	13	2	10	12	mV
		25°C	1		1			1			pA
I_{ID} Input offset current		MAX TA			10			1			nA
		25°C	5			5		5		5	pA
I_{IB} Input bias current		MAX TA			20			2			nA
		25°C	0 to $V_{DD}-1$		0 to $V_{DD}-1$			0 to $V_{DD}-1.5$			nA
Common-mode input voltage range		Full range	0 to $V_{DD}-1.5$		0 to $V_{DD}-1.5$			0 to $V_{DD}-1.5$			V
		25°C	0.1		0.1			0.1			nA
I_{OH} High-level output current	$V_{ID} = 1\text{ V}$ $V_{OH} = 16\text{ V}$	Full range	1		1			1			μA
		25°C	150	400	150	400		150	400	150	mV
V_{OL} Low-level output voltage	$V_{ID} = -1\text{ V}$, $I_{OL} = 4\text{ mA}$	Full range			700			700		700	
		25°C	6	16	6	16		6	16	6	mA
I_{OL} Low-level output current	$V_{ID} = -1\text{ V}$, $V_{OL} = 1.6\text{ V}$	25°C	0.3	0.6	0.3	0.6		0.3	0.6	0.3	μA
		Full range	0.8		0.8			0.8		0.8	
I_{PD} (four comparators)	$V_{DD} = 1\text{ V}$, No load	25°C									
		Full range									

[†]All characteristics are measured with zero common-mode input voltage unless otherwise noted. Full range is -55°C to 125°C for TLC354M, -40°C to 85°C for TLC354I, and 0°C to 70°C for TLC354C. **IMPORTANT:** See Parameter Measurement Information.

NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 4 V or below 400 mV with a 10-kΩ resistor between the output and V_{DD} . They can be verified by applying the limit value to the input and checking for the appropriate output state.

switching characteristics, $V_{DD} = 5\text{ V}$, $TA = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
	R_L connected to 5 V through 5.1 kΩ	100-mV input step with 5-mV overdrive				
Response time	$C_L = 15\text{ pF}$, See Note 5	TTL-level input step	200		650	ns

[‡] C_L includes probe and jig capacitance.

NOTE 5: The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.

Voltage Comparators

PARAMETER MEASUREMENT INFORMATION

The digital output stage of the TLC354 can be damaged if it is held in the linear region of the transfer curve. Conventional operational amplifier/comparator testing incorporates the use of a servo-loop that is designed to force the device output to a level within this linear region. Since the servo-loop method of testing cannot be used, the following alternative for measuring parameters such as input offset voltage, common-mode rejection, etc., are offered.

To verify that the input offset voltage falls within the limits specified, the limit value is applied to the input as shown in Figure 1(a). With the noninverting input positive with respect to the inverting input, the output should be high. With the input polarity reversed, the output should be low.

A similar test can be made to verify the input offset voltage at the common-mode extremes. The supply voltages can be slewed as shown in Figure 1(b) for the V_{ICR} test, rather than changing the input voltages, to provide greater accuracy.

A close approximation of the input offset voltage can be obtained by using a binary search method to vary the differential input voltage while monitoring the output state. When the applied input voltage differential is equal, but opposite in polarity, to the input offset voltage, the output will change states.

3

Voltage Comparators




FIGURE 1. METHOD FOR VERIFYING THAT INPUT OFFSET VOLTAGE IS WITHIN SPECIFIED LIMITS

T-73-53

PARAMETER MEASUREMENT INFORMATION

Figure 2 illustrates a practical circuit for direct dc measurement of input offset voltage that does not bias the comparator into the linear region. The circuit consists of a switching-mode servo loop in which U1a generates a triangular waveform of approximately 20-mV amplitude. U1b acts as a buffer, with C2 and R4 removing any residual dc offset. The signal is then applied to the Inverting Input of the comparator under test, while the noninverting input is driven by the output of the integrator formed by U1c through the voltage divider formed by R9 and R10. The loop reaches a stable operating point when the output of the comparator under test has a duty cycle of exactly 50%, which can only occur when the incoming triangle wave is "sliced" symmetrically or when the voltage at the noninverting input exactly equals the input offset voltage.

Voltage divider R9 and R10 provides a step-up of the input offset voltage by a factor of 100 to make measurement easier. The values of R5, R8, R9, and R10 can significantly influence the accuracy of the reading; therefore, it is suggested that their tolerance level be 1% or lower.

Measuring the extremely low values of input current requires isolation from all other sources of leakage current and compensation for the leakage of the test socket and board. With a good picoammeter, the socket and board leakage can be measured with no device in the socket. Subsequently, this open-socket leakage value can be subtracted from the measurement obtained with a device in the socket to obtain the actual input current of the device.

3

Voltage Comparators






FIGURE 2. CIRCUIT FOR INPUT OFFSET VOLTAGE MEASUREMENT

3-117

PARAMETER MEASUREMENT INFORMATION

Response time is defined as the interval between the application of an input step function and the instant when the output reaches 50% of its maximum value. Response time, low-to-high-level output, is measured from the leading edge of the input pulse, while response time, high-to-low-level output, is measured from the trailing edge of the input pulse. Response-time measurement at low input signal levels can be greatly affected by the input offset voltage. The offset voltage should be balanced by the adjustment at the inverting input (as shown in Figure 3) so that the circuit is just at the transition point. Then a low signal, for example 105-mV or 5-mV overdrive, will cause the output to change state.



NOTE A: C_L includes probe and jig capacitance.

FIGURE 3. RESPONSE, RISE, AND FALL TIMES CIRCUIT AND VOLTAGE WAVEFORMS