

# 32K x 8 SRAM

# MSM832 - 70/85/10

Elm Road, West Chirton, NORTH SHIELDS, Tyne & Wear NE29 8SE, England Tel. +44 (0)191 2930500 Fax. +44 (0) 191 2590997

### Description

The MSM832 is a Static RAM organised as 32K x 8 available with access times of 70,85 or 100 ns. The device is available in two ceramic package options. It features completely static operation with a low power standby mode and is 3.0V battery back-up compatible. It is directly TTL compatible and has common data inputs and outputs.


The device may be screened in accordance with MIL-STD-883.

Issue 5.0 April 2001

32,768 x 8 CMOS Static RAM

## Features

- Fast Access Times of 70/85/100 ns.
- JEDEC Standard footprint.
- Low Power Operation : 550 mW (max)
- Low Power Standby : 2.2 mW (max) -L version.
- Low Voltage Data Retention.
- Directly TTL compatible.
- Completely Static Operation.



## **DC OPERATING CONDITIONS**

#### Absolute Maximum Ratings (1)

Voltage on any pin relative to $V_{ss}^{(2)}$	$V_{T}$	-0.5V to +7	V
Power Dissipation	Ρ <sub>τ</sub>	1	W
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C

Notes : (1) Stresses above those listed may cause permanent damage. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions								
Parameter	Symbol	min	typ	max	Unit			
Supply Voltage	V <sub>cc</sub>	4.5	5.0	5.5	V			
Input High Voltage	V <sub>IH</sub>	2.2	-	5.8	V			
Input Low Voltage	V <sub>IL</sub>	-0.3	-	0.8	V			
Operating Temperature	T <sub>A</sub>	0	-	70	°C			
	$T_{AL}$	-40	-	85	°C(Suffix I)			
	T <sub>AM</sub>	-55	-	125	°C(Suffix <b>M, MB</b> )			

<b>DC Electrical Characteristics</b> ( $V_{cc} = 5.0V \pm 10\%$ , $T_{A} = -55^{\circ}C$ to $+125^{\circ}C$ )									
Parameter	Symbol	Test Condition	min	typ	max	Unit			
Input Leakage Current	I <sub>LI</sub>	$V_{IN}$ =0V to $V_{CC}$	-4	-	4	μA			
Output Leakage Current	I <sub>LO</sub>	$\overline{\text{CS}}=\text{V}_{\text{IH}} \text{ or } \overline{\text{OE}}=\text{V}_{\text{IH}} \text{ ,V}_{\text{I/O}}=\text{V}_{\text{SS}} \text{ to } \text{V}_{\text{CC}} \text{ ,} \overline{\text{WE}}=\text{V}_{\text{IL}}$	-4	-	4	μA			
Average Supply Current	I <sub>cc</sub>	$\overline{CS}=V_{IL},I_{I/O}=0$ mA, Min. Cycle, Duty=100%	-	-	100	mA			
Standby Supply Current	I <sub>SB1</sub>	$\overline{CS}=V_{H}$ ,Min Cycle.	-	-	3	mA			
-L Versior	n I <sub>SB2</sub>	$\overline{\text{CS}} \ge V_{\text{CC}}$ -0.2V, 0.2V $\ge V_{\text{IN}} \ge V_{\text{CC}}$ -0.2V	-	-	400	uA			
Output Voltage	V <sub>OL</sub>	I <sub>oL</sub> = 2.1 mA	-	-	0.4	V			
	V <sub>OH</sub>	I <sub>он</sub> = -1.0 mA	2.4	-	-	V			

Capacitance (V <sub>cc</sub> =5V±10%,T <sub>A</sub> =25°C)									
Parameter	Symbol	Test Condition	min	typ	max	Unit			
Input Capacitance	C	$V_{IN} = 0V$	-	-	8	pF			
I/O Capacitance	C <sub>I/O</sub>	V <sub>1/0</sub> = 0V	-	-	10	pF			

Note: This parameter is not 100% tested.

#### **Operating Modes**

CS	OE	WE	V <sub>cc</sub> Current	I/O Pin	Reference Cycle
1	Х	Х	I <sub>SB1</sub> ,I <sub>SB2</sub>	High Z	Power Down
0	1	1	I <sub>cc</sub>	High Z	
0	0	1	I <sub>cc</sub>	D <sub>OUT</sub>	Read Cycle
0	Х	0	I <sub>cc</sub>	D <sub>IN</sub>	Write Cycle
	1 0 0	1 X 0 1 0 0	1         X         X           0         1         1           0         0         1	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

The table below shows the logic inputs required to control the MSM832 SRAM.

 $1 = V_{_{IH}}, \qquad \qquad 0 = V_{_{IL}}, \qquad X = Don't Care$ 

Low $V_{cc}$ Data Retention Characteristics - L Version Only ( $T_A = -55^{\circ}C$ to $+125^{\circ}C$ )									
Parameter	Symbol	Test Condition	min	typ	max	Unit			
V <sub>cc</sub> for Data Retention	V <sub>dr</sub>	$\overline{\text{CS}} \ge \text{V}_{\text{CC}}$ -0.2V, $\text{V}_{\text{IN}} \ge 0$ V	2.0	-	-	V			
Data Retention Current -L Version	I <sub>CCDR2</sub>	$V_{\rm CC}$ =3.0V, $\overline{\rm CS} \ge V_{\rm CC}$ -0.2V, $V_{\rm IN} \ge$	0V -	-	600	μA			
Chip Deselect to Data Retention Time	t <sub>cdr</sub>	See Retention Waveform	0	-	-	ns			
Operation Recovery Time	t <sub>R</sub>	See Retention Waveform	$t_{\rm RC}^{(1)}$	-	-	ns			

Notes (1)  $t_{RC}$  = Read Cycle Time

AC Test Conditions	Output Load	
* Input pulse levels: 0V to 3.0V	I/O Pin166Ω	
* Input rise and fall times: 3ns	• • • • • • • • • • • • • • • • • • •	
* Input and Output timing reference levels: 1.5V	30pF	
* Output load: see diagram		
* V <sub>cc</sub> =5V±10%	- <u>-</u> -	

## **ACOPERATING CONDITIONS**


# Read Cycle

		7	70	٤	35	1	10	
Parameter	Symbol	min	max	min	max	min	max	Unit
Read Cycle Time	t <sub>RC</sub>	70	-	85	-	100	-	ns
Address Access Time	t <sub>AA</sub>	-	70	-	85	-	100	ns
Chip Select Access Time	t <sub>ACS</sub>	-	70	-	85	-	100	ns
Output Enable to Output Valid	t <sub>oe</sub>	-	40	-	45	-	50	ns
Output Hold from Address Change	t <sub>oh</sub>	5	-	5	-	10	-	ns
Chip Selection to Output in Low Z	t <sub>CLZ</sub>	5	-	10	-	10	-	ns
Output Enable to Output in Low Z	t <sub>olz</sub>	0	-	5	-	5	-	ns
Chip Deselection to Output in High $Z^{(3)}$	t <sub>cHZ</sub>	0	35	0	35	0	45	ns
Output Disable to Output in High $Z^{(3)}$	t <sub>oHZ</sub>	0	35	0	35	0	45	ns


# Write Cycle

		7	70	8	35		10	
Parameter	Symbol	min.	max	min.	max	min	max	Unit
Write Cycle Time	t <sub>wc</sub>	70	-	85	-	100	-	ns
Chip Selection to End of Write	t <sub>cw</sub>	65	-	75	-	80	-	ns
Address Valid to End of Write	t <sub>AW</sub>	65	-	75	-	80	-	ns
Address Setup Time	t <sub>AS</sub>	0	-	0	-	0	-	ns
Write Pulse Width	t <sub>wP</sub>	60	-	60	-	70	-	ns
Write Recovery Time	t <sub>wR</sub>	0	-	0	-	0	-	ns
Write to Output in High Z	t <sub>wHZ</sub>	0	30	0	30	0	35	ns
Data to Write Time Overlap	t <sub>DW</sub>	40	-	40	-	40	-	ns
Data Hold from Write Time	t <sub>DH</sub>	0	-	0	-	0	-	ns
Output Disable to Output in High $Z^{(3)}$	t <sub>ohz</sub>	0	25	0	30	0	35	ns
Output Active from End of Write	t <sub>ow</sub>	5	-	5	-	5	-	ns


## Read Cycle Timing Waveform (1)




# Write Cycle No.1 Timing Waveform



#### Write Cycle No.2 Timing Waveform (5)



#### **Data Retention Waveform**




#### **AC Write Characteristics Notes**


- (1) A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
- (2)  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or WE going high to the end of write cycle.
- (3) During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (4) If the CS low transition occurs simultaneously with the WE low transition or after the WE low transition, outputs remain in a high impedance state.
- (5)  $\overline{OE}$  is continuously low. (OE=V<sub>IL</sub>)
- (6) Dout is in the same phase as written data of this write cycle.
- (7) Dout is the read data of next address.
- (8) If CS is low during this period, I/O pins are in the output state. Input signals out of phase must not be applied to I/O pins.
- (9) t<sub>WHZ</sub> and t<sub>OHZ</sub> is defined as the time at which the outputs achieve the open circuit conditions and is not referenced to output voltage levels. This parameter is sampled and not 100% tested.

#### PACKAGE DETAILS dimensions in mm (inches)

#### 28 pin 0.6" Dual-In-Line (DIL) - 'S' Package



## 28 pin 0.3" Dual-in-Line (SKINNY) - 'T' Package




## SCREENING

#### **Military Screening Procedure**

The Component Screening Flow for high reliability parts in accordance with Mil-883 method 5004 is shown below:

MB COMPONENT SCREENING FLOW						
SCREEN	TESTMETHOD	LEVEL				
Visual and Mechanical						
Internal visual Temperature cycle Constant acceleration Pre-Burn-in electrical Burn-in	2010 Condition B or manufacturers equivalent 1010 Condition C (10 Cycles,-65°C to +150°C) 2001 Condition E (Y, only) (30,000g) Per applicable device specifications at $T_A$ =+25°C Method 1015,Condition D, $T_A$ =+125°C,160hrs min	100% 100% 100% 100% 100%				
Final Electrical Tests	Per applicable Device Specification					
Static (dc)	<ul> <li>a) @ T<sub>A</sub>=+25°C and power supply extremes</li> <li>b) @ temperature and power supply extremes</li> </ul>	100% 100%				
Functional	<ul> <li>a) @ T<sub>A</sub>=+25°C and power supply extremes</li> <li>b) @ temperature and power supply extremes</li> </ul>	100% 100%				
Switching (ac)	<ul> <li>a) @ T<sub>A</sub>=+25°C and power supply extremes</li> <li>b) @ temperature and power supply extremes</li> </ul>	100% 100%				
Percent Defective allowable (PDA)	Calculated at post-burn-in at T <sub>A</sub> =+25°C	5%				
Hermeticity	1014					
Fine Gross	Condition A Condition C	100% 100%				
External Visual	2009 Per vendor or customer specification	100%				



Although this data is believed to be accurate, the information contained herein is not intended to, and does not create any warranty of merchantability or fitness for a particular purpose.

Our products are subject to a constant process of development. Data may be changed at any time without notice. Our products are not authorised for use as critical components in life support devices, or systems without the express written approval of a company director.