


**SPEED/PACKAGE AVAILABILITY**

54 F,W	74 B
54LS F,W	74LS B
	74S B


**DESCRIPTION**

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the input signal has no effect at the output.

**BLOCK DIAGRAM**



**PIN CONFIGURATION**



**TRUTH TABLE (Each Flip-Flop)**

INPUTS			OUTPUTS
CLEAR	CLOCK	D	Q
L	X	X	L
H	↑	H	H
H	↑	L	L
H	L	X	Q <sub>0</sub>

H = high level (steady state)  
 L = low level (steady state)  
 X = irrelevant  
 ↑ = transition from low to high level  
 Q<sub>0</sub> = the level of Q before the indicated steady-state input conditions were established

**SWITCHING CHARACTERISTICS** V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C

TEST CONDITIONS				54/74			54/74LS			54/74S			UNIT
				C <sub>L</sub> = 15pF R <sub>L</sub> = 400Ω			C <sub>L</sub> = 15pF R <sub>L</sub> = 2kΩ			C <sub>L</sub> = 15pF R <sub>L</sub> = 280Ω			
PARAMETER	FROM INPUT	TO OUTPUT	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
t <sub>clock</sub>	Clock frequency		25	35		30	40		75	110		MHz	
t <sub>w</sub>	Width of pulse Clock Clear		20			20			12			ns	
t <sub>Setup</sub>	Input setup time Data Clear inactive		20			20↑			8			ns	
t <sub>Hold</sub>	Input hold time		0			5↑			2			ns	
Propagation delay time													
t <sub>PLH</sub>	Low-to-high	Clock		20	30		20	30		9	12	ns	
t <sub>PHL</sub>	High-to-low			21	30		21	35		11	17		
t <sub>PHL</sub>	High-to-low	Clear		23	35		23	35		13	22		

Load circuit and typical waveforms are shown at the front of section.