
#### SPEED/PACKAGE AVAILABILITY

F,W 74 B 74LS B 54LS F,W 74S B


### DESCRIPTION

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positivegoing pulse. When the clock input is at either the high or low level, the input signal has no effect at the output.

#### **BLOCK DIAGRAM**



#### PIN CONFIGURATION



## TRUTH TABLE (Each Flip-Flop)

	INPUTS	OUTPUTS				
CLEAR	CLOCK	D	a			
L	x	X	L			
н	†	н	Н			
н	†	L	L			
Н	L	Х	Q <sub>θ</sub>			

- H = high level (steady state)
  L = low level (steady state)
- X = irrelevant
- Q<sub>0</sub>= the level of Q before the indicated steady-state input conditions were established

# SWITCHING CHARACTERISTICS V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C

					54/74		54/74LS			54/74S			
TEST CONDITIONS			C <sub>L</sub> =15pF R <sub>L</sub> =400Ω		CL=15pF RL=2kΩ			C <sub>L</sub> = 15pF R <sub>L</sub> = 280Ω					
PARAME	TER	FROM INPUT	TO OUTPUT	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
fClock .	Clock frequency			25	35		30	40		75	110		MHz
t <sub>w</sub>	Width of pulse Clock Clear			20			20	:		12			ns
<sup>t</sup> Setup	Input setup time								ł		}		ns
	Data			20			201			8			
	Clear inactive			25	1		251	l		15	1	l	l .
<sup>t</sup> Hold	Input hold time			0			5†	1	1	2	]		ns
	ion delay time	١		1					]	}		٠	
<sup>t</sup> PLH	Low-to-high	Clock			20	30		20	30	1	9	12	ns
<sup>t</sup> PHL	High-to-low		l		21	30		21	35	{	11	17	
t <sub>PHL</sub>	High-to-low	Clear	l a	1	23	35		23	35	1	13	22	

Load circuit and typical waveforms are shown at the front of section.

