

Four Output Differential Buffer for PCle Gen 1, Gen 2 and QPI

ICS9DB423B

Recommended Application:

DB400Q compatible part with PCIe Gen1, Gen 2 and QPI support

General Description:

The ICS9DB423 is compatible with the Intel DB400Q Differential Buffer Specification. This buffer provides 4 PCI-Express SRC or 4 QPI clocks. The ICS9DB423 is driven by a differential output pair from a CK410B+ or CK509B main clock generator.

Key Specifications

- Output cycle-cycle jitter < 50ps.
- Output to Output skew <50ps
- Phase jitter: PCle Gen1 < 86ps peak to peak
- Phase jitter: PCIe Gen2 < 3.0/3.1ps rms
- Phase jitter: QPI < 0.5ps rms
- · RoHS compliant packaging


Features/Benefits

- Spread spectrum modulation tolerant, 0 to -0.5% down spread and +/- 0.25% center spread.
- Supports undriven differential outputs in Power Down and DIF_STOP# modes for power management.

Output Features


- 4 0.7V current-mode differential output pairs
- Supports zero delay buffer mode and fanout mode
- · Bandwidth programming available
- 50-133 MHz operation in PLL mode
- 33-400 MHz operation in Bypass mode

Funtional Block Diagram



Note: Polarities shown for OE INV = 0.

Pin Configuration



28-pin SSOP & TSSOP

Polarity Inversion Pin List Table

	OE_INV				
Pins	0	1			
8	OE_1	OE1#			
15	PD#	PD			
16	DIF_STOP#	DIF_STOP			
21	OE_6	OE6#			

Frequency Selection

BYPASS#_133_100	Voltage	MODE
Low	<0.8V	Bypass
Mid	1.2 <vin<1.8v< td=""><td>QPI 133MHz</td></vin<1.8v<>	QPI 133MHz
High	Vin > 2.0V	PCIe 100MHz

Power Groups

Pin N	umber	Description
VDD	GND	Description
1	4	SRC_IN/SRC_IN#
5,11,18, 24	4	DIF(1,2,5,6)
N/A	27	IREF
28	27	Analog VDD & GND for PLL core

Bypass Readback Table

BYPASS#_133_100	Byte0, bit 3	Byte 0 bit 1
Low	0	0
Mid	1	0
High	0	1

Pin Description for OE_INV = 0

PIN#	PIN NAME	PIN TYPE	DESCRIPTION
1	VDD	PWR	Power supply, nominal 3.3V
2	SRC_IN	IN	0.7 V Differential SRC TRUE input
3	SRC_IN#	IN	0.7 V Differential SRC COMPLEMENTARY input
4	GND	PWR	Ground pin.
5	VDD	PWR	Power supply, nominal 3.3V
6	DIF_1	OUT	0.7V differential true clock output
7	DIF_1#	OUT	0.7V differential Complementary clock output
8	OE_1	IN	Active high input for enabling output 1.
0		IIN	0 = tri-state outputs, 1= enable outputs
9	DIF_2	OUT	0.7V differential true clock output
10	DIF_2#	OUT	0.7V differential Complementary clock output
11	VDD	PWR	Power supply, nominal 3.3V
			Input to select Bypass(fan-out), QPI PLL (133MHz) or PCIe PLL (100MHz)
12	BYPASS#_133_100	IN	mode
			0 = Bypass mode, M= QPI, 1= PCle PLL mode
13	SCLK	IN	Clock pin of SMBus circuitry, 5V tolerant.
14	SDATA	I/O	Data pin for SMBus circuitry, 3.3V tolerant.
15	PD#	IN	Asynchronous active low input pin used to power down the device. The
13			internal clocks are disabled and the VCO and the crystal are stopped.
16	DIF_STOP#	IN	Active low input to stop differential output clocks.
17	HIGH_BW#	IN	3.3V input for selecting PLL Band Width
17			0 = High, 1= Low
18	VDD	PWR	Power supply, nominal 3.3V
19	DIF_5#	OUT	0.7V differential Complementary clock output
20	DIF_5	OUT	0.7V differential true clock output
21	OE_6	IN	Active high input for enabling output 6.
			0 = tri-state outputs, 1= enable outputs
22	DIF_6#	OUT	0.7V differential Complementary clock output
23	DIF_6	OUT	0.7V differential true clock output
24	VDD	PWR	Power supply, nominal 3.3V
25	OE_INV	IN	This latched input selects the polarity of the OE pins.
	OL_IIV		0 = OE pins active high, 1 = OE pins active low (OE#)
			This pin establishes the reference current for the differential current-mode
26	IREF	OUT	output pairs. This pin requires a fixed precision resistor tied to ground in
			order to establish the appropriate current. 475 ohms is the standard value.
27	GNDA	PWR	Ground pin for the PLL core.
28	VDDA	PWR	3.3V power for the PLL core.

Pin Description for OE_INV = 1

PIN#	PIN NAME	PIN TYPE	DESCRIPTION
1	VDD	PWR	Power supply, nominal 3.3V
2	SRC_IN	IN	0.7 V Differential SRC TRUE input
3	SRC_IN#	IN	0.7 V Differential SRC COMPLEMENTARY input
4	GND	PWR	Ground pin.
5	VDD	PWR	Power supply, nominal 3.3V
6	DIF_1	OUT	0.7V differential true clock output
7	DIF_1#	OUT	0.7V differential Complementary clock output
8	OE1#	IN	Active low input for enabling DIF pair 1.
0	OE1#	IIN	1 = tri-state outputs, 0 = enable outputs
9	DIF_2	OUT	0.7V differential true clock output
10	DIF_2#	OUT	0.7V differential Complementary clock output
11	VDD	PWR	Power supply, nominal 3.3V
			Input to select Bypass(fan-out), QPI PLL (133MHz) or PCIe PLL
12	BYPASS#_133_100	IN	(100MHz) mode
			0 = Bypass mode, M= QPI, 1= PCIe PLL mode
13	SCLK	IN	Clock pin of SMBus circuitry, 5V tolerant.
14	SDATA	I/O	Data pin for SMBus circuitry, 3.3V tolerant.
15	PD	IN	Asynchronous active high input pin used to power down the device.
			The internal clocks are disabled and the VCO is stopped.
16	DIF_STOP	IN	Active High input to stop differential output clocks.
17	HIGH_BW#	IN	3.3V input for selecting PLL Band Width
. ,			0 = High, 1= Low
18	VDD	PWR	Power supply, nominal 3.3V
19	DIF_5#	OUT	0.7V differential Complementary clock output
20	DIF_5	OUT	0.7V differential true clock output
21	OE6#	IN	Active low input for enabling DIF pair 6.
			1 = tri-state outputs, 0 = enable outputs
22	DIF_6#	OUT	0.7V differential Complementary clock output
23	DIF_6	OUT	0.7V differential true clock output
24	VDD	PWR	Power supply, nominal 3.3V
25	OE_INV	IN	This latched input selects the polarity of the OE pins.
			0 = OE pins active high, 1 = OE pins active low (OE#)
			This pin establishes the reference current for the differential current-
26	IREF	OUT	mode output pairs. This pin requires a fixed precision resistor tied to
	11 (2)	001	ground in order to establish the appropriate current. 475 ohms is the
			standard value.
27	GNDA	PWR	Ground pin for the PLL core.
28	VDDA	PWR	3.3V power for the PLL core.

Absolute Max

Symbol	Parameter	Min	Max	Units
VDD_A	3.3V Core Supply Voltage		4.6	V
VDD_In	3.3V Logic Supply Voltage		4.6	V
V_{IL}	Input Low Voltage	GND-0.5		٧
V _{IH}	Input High Voltage		V _{DD} +0.5V	V
Ts	Storage Temperature	-65	150	°C
Tambient	Ambient Operating Temp	0	70	ů
Tcase	Case Temperature		115	°C
	Input ESD protection			
ESD prot	human body model	2000		V

Electrical Characteristics - Input/Supply/Common Output Parameters

 $T_A = 0 - 70^{\circ}C$; Supply Voltage $V_{DD} = 3.3 \text{ V } +/-5\%$

$T_A = 0 - 70^{\circ}C$; Supply Voltage	$V_{DD} = 3.3 \text{ V}$	+/-5%					
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Input High Voltage	V_{IH}	3.3 V +/-5%	2		$V_{DD} + 0.3$	V	1
Input Low Voltage	V_{IL}	3.3 V +/-5%	GND - 0.3		0.8	V	1
Input High Current	I _{IH}	$V_{IN} = V_{DD}$	-5		5	uA	1
Innert Law Comment	I _{IL1}	V _{IN} = 0 V; Inputs with no pull-up resistors	-5			uA	1
Input Low Current	I _{IL2}	V _{IN} = 0 V; Inputs with pull-up resistors	-200			uA	1
Operating Supply Current	I _{DD3.3OP}	Full Active, C _L = Full load;			200	mA	1
Powerdown Current		all diff pairs driven			60	mA	1
Powerdown Current	I _{DD3.3PD}	all differential pairs tri-stated			6	mA	1
	F _{iPLL}	PCIe Mode (Bypass/133/100= 1)	50	100.00	110	MHz	1
Input Frequency	F _{iPLL}	QPI Mode (Bypass/133/100= M)	67	133.33	140	MHz	1
	F _{iBYPASS}	Bypass Mode (Bypass/133/100= 0)	33		400	MHz	1
Pin Inductance	L _{pin}				7	nH	1
	C _{IN}	Logic Inputs, except SRC_IN	1.5		5	pF	1
Capacitance	C _{INSRC_IN}	SRC_IN differential clock inputs	1.5		2.7	pF	1,4
	C _{OUT}	Output pin capacitance			6	pF	1
DI I Dondwidth		-3dB point in High BW Mode	2	3	4	MHz	1
PLL Bandwidth	BW	-3dB point in Low BW Mode	0.7	1	1.4	MHz	1
PLL Jitter Peaking	t _{JPEAK}	Peak Pass band Gain		1.5	2	dB	1
Clk Stabilization		From V _{DD} Power-Up and after input clock			1	me	1,2
OK Stabilization	T _{STAB}	stabilization or de-assertion of PD# to 1st clock				1115	1,2
Input SS Modulation	f _{MODIN}	Allowable Frequency	30		33	kHz	1
Frequency	IMODIN	(Triangular Modulation)	- 00			IXI IZ	
OE# Latency	t _{LATOE#}	DIF start after OE# assertion	1		3	cycles	1,3
,	E/(TOE)	DIF stop after OE# deassertion				,	
Tdrive_DIF_Stop#	t _{DRVSTP}	DIF output enable after		- 0.3	1,3		
		DIF_Stop# de-assertion DIF output enable after				mA mA mA MHz MHz MHz nH pF pF pF MHz MHz dB ms kHz cycles ns us	
Tdrive_PD#	t _{DRVPD}	PD# de-assertion			300	pF pF MHz MHz dB ms kHz cycles	1,3
Tfall	t⊧	Fall time of PD# and DIF_Stop#			5	ns	1
Trise	t _R	Rise time of PD# and DIF_Stop#			!		2
SMBus Voltage	V _{MAX}	Maximum input voltage					1
Low-level Output Voltage	V _{OL}	@ I _{PULLUP}			!		1
Current sinking at V _{OL}	I _{PULLUP}	O PULLUP	4		<u> </u>		1
SCLK/SDATA		(Max VIL - 0.15) to					
Clock/Data Rise Time	t _{RSMB}	(Min VIH + 0.15)			1000	ns	1
SCLK/SDATA		(Min VIH + 0.15) to			200		
Clock/Data Fall Time	t _{FSMB}	(Max VIL - 0.15)			300	ns	1
SMBus Operating Frequency	f _{MAXSMB}	Maximum SMBus operating frequency			100	kHz	1,5

¹Guaranteed by design and characterization, not 100% tested in production.

IDT™/ICS™ Four Output Differential Buffer for PCle Gen 1, Gen 2 and QPI

²See timing diagrams for timing requirements.

³Time from deassertion until outputs are >200 mV

⁴SRC_IN input

⁵The differential input clock must be running for the SMBus to be active

Electrical Characteristics - Clock Input Parameters

 $T_A = 0 - 70$ °C; Supply Voltage $V_{DD} = 3.3 \text{ V } +/-5\%$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Input High Voltage - DIF_IN	V _{IHDIF}	Differential inputs 600 800 1150 (single-ended measurement)		mV	1		
Input Low Voltage - DIF_IN	V _{ILDIF}	Differential inputs (single-ended measurement)	V _{SS} - 300	0	300	mV	1
Input Common Mode Voltage - DIF_IN	V _{COM}	Common Mode Input Voltage	300		1000	mV	1
Input Amplitude - DIF_IN	V _{SWING}	Peak to Peak value	300		1450	mV	1
Input Slew Rate - DIF_IN	dv/dt	Measured differentially	0.4		8	V/ns	1,2
Input Leakage Current	I _{IN}	$V_{IN} = V_{DD}$, $V_{IN} = GND$	-5		5	uA	1
Input Duty Cycle	d _{tin}	Measurement from differential wavefrom	45		55	%	1
Input Jitter - Cycle to Cycle	J_{DIFIn}	Differential Measurement	0		125	ps	1

¹ Guaranteed by design and characterization, not 100% tested in production.

²Slew rate measured through Vswing min centered around differential zero

Electrical Characteristics - DIF 0.7V Current Mode Differential Pair

 $T_A = 0 - 70$ °C; $V_{DD} = 3.3 \text{ V +/-5\%}$; $C_L = 2pF$, $R_S = 33\Omega$, $R_P = 49.9\Omega$, $R_{REF} = 475\Omega$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Current Source Output Impedance	Zo ¹		3000			Ω	1
Voltage High	VHigh	Statistical measurement on single ended			850	mV	1,2
Voltage Low	VLow	signal using oscilloscope math function.	-150		150	'''V	1,2
Max Voltage	Vovs	Measurement on single ended signal using			1150	mV	1
Min Voltage	Vuds	absolute value.	-300			IIIV	1
Crossing Voltage (abs)	Vcross(abs)		250		550	mV	1
Crossing Voltage (var)	d-Vcross	Variation of crossing over all edges			140	mV	1
Rise Time	t _r	$V_{OL} = 0.175V, V_{OH} = 0.525V$	175		700	ps	1
Fall Time	t _f	$V_{OH} = 0.525V V_{OL} = 0.175V$	175		700	ps	1
Rise Time Variation	d-t _r				125	ps	1
Fall Time Variation	d-t _f				125	ps	1
Duty Cycle	d _{t3}	Measurement from differential wavefrom	45		55	%	1
Character Contact	t _{pdBYP}	Bypass Mode, $V_T = 50\%$	2500		4500	ps	1
Skew, Input to Output	t _{pdPLL}	PLL Mode V _T = 50%	-250		250	ps	1
Skew, Output to Output	t _{sk3}	V _T = 50%			50	ps	1
litter Cycle to eyele	+	PLL mode			50	ps	1,3
Jitter, Cycle to cycle	t _{jcyc-cyc}	Additive Jitter in Bypass Mode			50	ps	1,3
		PCle Gen1 phase jitter		7	10	ps	1,4,5
		(Additive in Bypass Mode)		/	10	(pk2pk)	1,4,5
		PCIe Gen 2 Low Band phase jitter		0	0.1	ps	1,4,5
Duty Cycle Skew, Input to Output	t	(Additive in Bypass Mode)		U	0.1	(rms)	1,4,5
	t _{jphaseBYP}	PCle Gen 2 High Band phase jitter (Additive in Bypass Mode)		0.7	0.9	ps (rms)	1,4,5
Jitter, Phase		QPI phase jitter (Additive in Bypass Mode)			0.16	ps (rms)	1,5,6
Jiller, Friase		PCIe Gen 1 phase jitter		37	86	ps (pk2pk)	1,4,5
	t	PCIe Gen 2 Low Band phase jitter		1.5	3	ps (rms)	1,4,5
	t _{jphasePLL}	PCIe Gen 2 High Band phase jitter		2.7/ 2.2	3.1	ps (rms)	1,4,5,7
		QPI phase jitter		0.28	0.5	ps (rms)	1,5,6

¹Guaranteed by design and characterization, not 100% tested in production.

 $^{^2}$ I_{REF} = V_{DD}/(3xR_R). For R_R = 475 Ω (1%), I_{REF} = 2.32mA. I_{OH} = 6 x I_{REF} and V_{OH} = 0.7V @ Z_O=50 Ω . 3 Measured from differential waveform

⁴ See http://www.pcisig.com for complete specs

⁵ Device driven by 932S421C or equivalent.

⁶ 6.4Gb 12UI

⁷ First number is High Bandwidth Mode, second number is Low Bandwidth Mode

Clock Periods Differential Outputs with Spread Spectrum Enabled

			Tual Carp		rieda e pe					
	urement ndow	1 Clock	l 1us	0.1s	0.1s	0.1s	1us	1 Clock		
									1	
Sy	mbol	Lg-	-SSC	-ppm error	0ppm	+ ppm error	+SSC	Lg+		
Definition		Absolute Period	Short-term Average	Long-Term Average	Period	Long-Term Average	Short-term Average	Period		
		Minimum	Minimum	Minimum						
		Absolute	Absolute	Absolute	Nominal	Maximum	Maximum	Maximum		
		Period	Period	Period					Units	Notes
	DIF 100	9.949	9.999	10.024	10.025	10.026	10.051	10.101	ns	1,2,3
Name	DIF 133	7.449	7.499	7.518	7.519	7.520	7.538	7.588	ns	1,2,4
	DIE 400									
<u>₩</u>	DIF 166	5.949	5.999	6.014	6.015	6.016	6.031	6.081	ns	1,2,5
	DIF 166		5.999 5.000	6.014 5.012	6.015 5.013	6.016 5.013	6.031 5.026	6.081 5.076	ns ns	1,2,5 1,2,5
		4.950								
Signal Na	DIF 200	4.950 3.700	5.000	5.012	5.013	5.013	5.026	5.076	ns	1,2,5

Clock Periods Differential Outputs with Spread Spectrum Disabled

Meas	urement									
Wi	ndow	1 Clock	1us	0.1s	0.1s	0.1s	1us	1 Clock		
Sy	mbol	Lg-	-SSC	-ppm error	0ppm	+ ppm error	+SSC	Lg+		
Definition		Absolute Period	Short-term Average	Long-Term Average	Period	Long-Term Average	Short-term Average	Period		
Deti	inition	Minimum Absolute	Minimum Absolute	Minimum Absolute	Nominal	Maximum	Maximum	Maximum		
		Period	Period	Period	Nomina	Waxiiiidiii	Waxiiiuiii	Waxiiiiuiii	Units	Notes
	DIF 100			9.999	10.000	10.001		10.051	ns	1,2,3
Je	DIF 133			7.499	7.500	7.501		7.551	ns	1,2,4
Name	DIF 166	5.949		5.999	6.000	6.001		6.051	ns	1,2,5
	DIF 200	4.950		5.000	5.000	5.001		5.051	ns	1,2,5
Ě	DIF 266	3.700		3.750	3.750	3.750		3.800	ns	1,2,5
0										
Signal	DIF 333	2.950		3.000	3.000	3.000		3.050	ns	1,2,5

¹Guaranteed by design and characterization, not 100% tested in production.

² All Long Term Accuracy specifications are guaranteed with the assumption that the input clock complies with CK410B+ accuracy requirements. The 9DB423/823 itself does not contribute to ppm error.

³ Driven by SRC output of main clock, PCle PLL Mode or Bypass mode

⁴ Driven by CPU output of main clock, QPI PLL Mode or Bypass mode

⁵ Driven by CPU output of CK410B+/CK420BQ/CK505 main clock, **Bypass mode only**

Output Termination & Layout Information									
Common Recommendations for Differential Routing Dimension or Value Unit F									
L1 length, Route as non-coupled 50 ohm trace.	0.5 max	inch	1						
L2 length, Route as non-coupled 50 ohm trace.	0.2 max	inch	1						
L3 length, Route as non-coupled 50 ohm trace.	0.2 max	inch	1						
Rs	33	ohm	1						
Rt	49.9	ohm	1						

Down Device Differential Routing	Dimension or Value	Unit	Figure
L4 length, Route as coupled microstrip 100 ohm differential trace.	2 min to 16 max	inch	1
L4 length, Route as coupled stripline 100 ohm differential trace.	1.8 min to 14.4 max	inch	1

Differential Routing to PCI Express Connector	Dimension or Value	Unit	Figure
L4 length, Route as coupled microstrip 100 ohm differential trace.	0.25 to 14 max	inch	2
L4 length, Route as coupled stripline 100 ohm differential trace.	0.225 min to 12.6 max	inch	2

Figure 1. Down Device Differential Routing




Figure 2. Differential Routing to PCI Express Controller





Figure 3. Terminations for LVDS and other common differential signals.




R2a = R2b = R2

Vdiff	Vp-p	Vcm	R1	R2	R3	R4	Note
0.45 v	0.22v	1.08	33	150	100	100	
0.58	0.28	0.6	33	78.7	137	100	
0.80	0.40	0.6	33	78.7	none	100	ICS874003i-02 input compatible
0.60	0.3	1.2	33	174	140	100	Standard LVDS

R1a = R1b = R1

Figure 4. Terminations for cable AC coupled applications



Component	Value	Note
R5a,R5b	8.2K 5%	
R6a,R6b	1K 5%	
Сс	0.1 uF	
Vcm	0.350 volts	

General SMBus serial interface information for the ICS9DB423B

How to Write:

- · Controller (host) sends a start bit.
- Controller (host) sends the write address DC (h)
- ICS clock will acknowledge
- Controller (host) sends the beginning byte location = N
- ICS clock will acknowledge
- Controller (host) sends the data byte count = X
- ICS clock will acknowledge
- Controller (host) starts sending Byte N through Byte N + X -1
- ICS clock will acknowledge each byte one at a time
- · Controller (host) sends a Stop bit

How to Read:

- · Controller (host) will send start bit.
- Controller (host) sends the write address DC (h)
- ICS clock will acknowledge
- Controller (host) sends the begining byte location = N
- ICS clock will acknowledge
- Controller (host) will send a separate start bit.
- Controller (host) sends the read address DD_(h)
- ICS clock will acknowledge
- ICS clock will send the data byte count = X
- ICS clock sends Byte N + X -1
- ICS clock sends Byte 0 through byte X (if X_(h) was written to byte 8).
- · Controller (host) will need to acknowledge each byte
- · Controller (host) will send a not acknowledge bit
- · Controller (host) will send a stop bit

Ind	ex Block W	/rit	e Operation
Cor	ntroller (Host)	ICS (Slave/Receiver)	
Т	starT bit		
Slav	e Address DC _(h)		
WR	WRite		
			ACK
Begi	nning Byte = N		
			ACK
Data	Byte Count = X		
			ACK
Begir	ning Byte N		
			ACK
	\rightarrow	te	
	\rightarrow	X Byte	\rightarrow
	\Q	×	\rightarrow
			\rightarrow
Byte	e N + X - 1		
			ACK
Р	stoP bit		

Ind	ex Block Rea	ad	Operation		
Con	troller (Host)	IC	S (Slave/Receiver)		
T	starT bit				
Slave	Address DC _(h)				
WR	WRite				
			ACK		
Begir	nning Byte = N				
			ACK		
RT	Repeat starT				
Slave	Address DD _(h)				
RD	ReaD				
		ACK			
		Data Byte Count = X			
	ACK				
			Beginning Byte N		
	ACK				
		X Byte	\Q		
	\Q	B	\Q		
O			\Q		
\Q					
			Byte N + X - 1		
N	Not acknowledge				
Р	stoP bit				

SMBus Table: Frequency Select Register, READ/WRITE ADDRESS (DC/DD)

By	te 0	Pin#	Name	Control Function	Type	0	1	Default
Bit 7	-		PD_Mode	PD# drive mode	RW	driven	Hi-Z	0
Bit 6	-		STOP_Mode	DIF_Stop# drive mode	RW	driven	Hi-Z	0
Bit 5	-		PD_Polarity	Select PD polarity	RW	Low	High	0
Bit 4	-			Reserved				Χ
Bit 3	-		BYPASS#1	BYPASS#/PLL1	RW		See Bypass Readback Table	
Bit 2	-		PLL_BW#	Select PLL BW	RW	High BW	Low BW	1
Bit 1	1		BYPASS#0	BYPASS#/PLL0	RW	See Bypass Readback Table		Input
Bit 0	-		SRC_DIV#	SRC Divide by 2 Select	RW	x/2	x/1	1

SMBus Table: Output Control Register

By	te 1	Pin #	Name	Control Function	Туре	0	1	Default
Bit 7				Reserved				1
Bit 6	22,2	3	DIF_6	Output Enable	RW	Disable	Enable	1
Bit 5	19,2	0	DIF_5	Output Enable	RW	Disable	Enable	1
Bit 4				Reserved				
Bit 3				Reserved				1
Bit 2	9,10)	DIF_2	Output Enable	RW	Disable	Enable	1
Bit 1	6,7	'	DIF_1	Output Enable	RW	Disable	Enable	1
Bit 0				Reserved				1

NOTE: The SMBus Output Enable Bit must be '1' AND the respective OE pin must be active for the output to run!

SMBus Table: OE Pin Control Register

By	Syte 2 Pin # Name		yte 2 Pin # Name Control Function			Type	0	1	Default
Bit 7				Reserved				0	
Bit 6	22	,23	DIF_6	DIF_6 Stoppable with OE6	RW	Free-run	Stoppable	0	
Bit 5		Reserved				0			
Bit 4				Reserved				0	
Bit 3				Reserved				0	
Bit 2				Reserved				0	
Bit 1	6	,7	DIF_1	DIF_1 Stoppable with OE1	RW	Free-run	Stoppable	0	
Bit 0		Reserved				0			

SMBus Table: Reserved Register

Byte 3	Pin #	Name	Control Function	Туре	0	1	Default
Bit 7			Reserved				X
Bit 6			Reserved				X
Bit 5			Reserved				X
Bit 4			Reserved				X
Bit 3			Reserved				X
Bit 2			Reserved				X
Bit 1			Reserved				X
Bit 0			Reserved				X

SMBus Table: Vendor & Revision ID Register

Byt	e 4 Pin #	Name	Control Function	Type	0	1	Default
Bit 7	-	RID3	REVISION ID	R	-	-	0
Bit 6	-	RID2		R	-	-	0
Bit 5	-	RID1	REVISION ID	R	-	-	0
Bit 4	-	RID0		R	-	-	1
Bit 3	-	VID3		R	-	-	0
Bit 2	-	VID2	VENDOD ID	R	-	-	0
Bit 1	-	VID1	VENDOR ID	R	-	-	0
Bit 0	-	VID0		R	-	-	1

SMBus Table: DEVICE ID

Byte 5	Pin #	Pin # Name Control Function Type 0 1		Default			
Bit 7	-	- Device ID 7 (MSB)		R			0
Bit 6	-	Device ID 6		R] [1
Bit 5	- Device ID 5 R			0			
Bit 4	-	Device ID 4		R	Device ID is 42 Hex for		0
Bit 3	-		Device ID 3	R	9DB	423	0
Bit 2	-		Device ID 2	R			0
Bit 1	- De		Device ID 1	R			1
Bit 0	-		Device ID 0	R			0

SMBus Table: Byte Count Register

Byte 6	Pin #	Name	Control Function	Type	0	1	Default
Bit 7	-	BC7		RW	-	-	0
Bit 6	-	BC6		RW	-	-	0
Bit 5	-	BC5		RW	-	-	0
Bit 4	-	BC4	Writing to this register configures how	RW	-	-	0
Bit 3	-	BC3	many bytes will be read back.	RW	-	-	0
Bit 2	-	BC2		RW	-	-	1
Bit 1	-	BC1		RW	-	-	1
Bit 0	-	BC0		RW	-	-	1


Note: Polarities in timing diagrams are shown OE INV = 0. They are similar to OE INV = 1.

PD#, Power Down

The PD# pin cleanly shuts off all clocks and places the device into a power saving mode. PD# must be asserted before shutting off the input clock or power to insure an orderly shutdown. PD is asynchronous active-low input for both powering down the device and powering up the device. When PD# is asserted, all clocks will be driven high, or tri-stated (depending on the PD# drive mode and Output control bits) before the PLL is shut down.


PD# Assertion

When PD# is sampled low by two consecutive rising edges of DIF#, all DIF outputs must be held High, or tri-stated (depending on the PD# drive mode and Output control bits) on the next High-Low transition of the DIF# outputs. When the PD# drive mode bit is set to '0', all clock outputs will be held with DIF driven High with 2 x I_{REF} and DIF# tri-stated. If the PD# drive mode bit is set to '1', both DIF and DIF# are tri-stated.



PD# De-assertion

Power-up latency is less than 1 ms. This is the time from de-assertion of the PD# pin, or VDD reaching 3.3V, or the time from valid SRC_IN clocks until the time that stable clocks are output from the device (PLL Locked). If the PD# drive mode bit is set to '1', all the DIF outputs must driven to a voltage of >200 mV within 300 us of PD# de-assertion.



DIF_STOP#

The DIF_STOP# signal is an active-low asynchronous input that cleanly stops and starts the DIF outputs. A valid clock must be present on SRC_IN for this input to work properly. The DIF_STOP# signal is de-bounced and must remain stable for two consecutive rising edges of DIF# to be recognized as a valid assertion or de-assertion.


DIF STOP# - Assertion

Asserting DIF_STOP# causes all DIF outputs to stop after their next transition (if the control register settings allow the output to stop). When the DIF_STOP# drive bit is '0', the final state of all stopped DIF outputs is DIF = High and DIF# = Low. There is no change in output drive current. DIF is driven with 6xI_{REF} DIF# is not driven, but pulled low by the termination. When the DIF_STOP# drive bit is '1', the final state of all DIF output pins is Low. Both DIF and DIF# are not driven.


DIF_STOP# - De-assertion (transition from '0' to '1')

All stopped differential outputs resume normal operation in a glitch-free manner. The de-assertion latency to active outputs is 2-6 DIF clock periods, with all DIF outputs resuming simultaneously. If the DIF_STOP# drive control bit is '1' (tri-state), all stopped DIF outputs must be driven High (>200 mV) within 10 ns of de-assertion.


DIF_STOP_1 (Stop_Mode = Driven, PD_Mode = Driven)




DIF_STOP_2 (Stop_Mode = Tristate, PD_Mode = Driven)




DIF_STOP_3 (Stop_Mode = Driven, PD_Mode = Tristate)



DIF_STOP_4 (Stop_Mode = Tristate, PD_Mode = Tristate)





209 mil SSOP

	In Millimeters		In Inches		
SYMBOL	COMMON D	IMENSIONS	COMMON DIMENSIONS		
	MIN	MAX	MIN	MAX	
Α		2.00	-	.079	
A1	0.05		.002		
A2	1.65	1.85	.065	.073	
b	0.22	0.38	.009	.015	
С	0.09	0.25	.0035	.010	
D	SEE VARIATIONS		SEE VARIATIONS		
E	7.40	8.20	.291	.323	
E1	5.00	5.60	.197	.220	
е	0.65 E	BASIC	0.0256 BASIC		
L	0.55	0.95	.022	.037	
N	SEE VARIATIONS		SEE VARIATIONS		
α	0°	8°	0°	8°	

VARIATIONS

N	D mm.		D (inch)		
IN	MIN	MAX	MIN	MAX	
28	9.90	10.50	.390	.413	


Reference Doc.: JEDEC Publication 95, MO-150

10-0033


Ordering Information

ICS9DB423BFLFT

Example:



IDT™/ICS™ Four Output Differential Buffer for PCle Gen 1, Gen 2 and QPI



4.40 mm. Body, 0.65 mm. Pitch TSSOP (173 mil) (25.6 mil)

	•		•		
	In Millimeters		In Inches		
SYMBOL	COMMON D	IMENSIONS	COMMON DIMENSIONS		
	MIN	MAX	MIN	MAX	
Α		1.20		.047	
A1	0.05	0.15	.002	.006	
A2	0.80	1.05	.032	.041	
b	0.19	0.30	.007	.012	
С	0.09	0.20	.0035	.008	
D	SEE VARIATIONS		SEE VARIATIONS		
E	6.40 E	BASIC	0.252 BASIC		
E1	4.30	4.50	.169	.177	
е	0.65 BASIC		0.0256 BASIC		
L	0.45	0.75	.018	.030	
N	SEE VARIATIONS		SEE VAF	RIATIONS	
α	0°	8°	0°	8°	
aaa		0.10		.004	

VARIATIONS

N	D mm.		D (inch)		
IN	MIN	MAX	MIN	MAX	
28	9.60	9.80	.378	.386	


Reference Doc.: JEDEC Publication 95, MO-153

10-0035

Ordering Information

ICS9DB423BGLFT

Example:



IDT™/ICS™ Four Output Differential Buffer for PCle Gen 1, Gen 2 and QPI

Revision History

Rev.	Issue Date	Description	Page #
		 Updated Electrical Characteristics to add propagation delay and phase noise information. Corrected SMBus to reference pin numbers for 423 instead of 823 device. 	
		Removed references to OE controls that are not present on 423. Added SMBus electrical characteristics Added SMBus electrical characteristics	
		5. Added foot note about DIF input running in order for the SMBus interface to work6. Added foot note to Byte 1 about functionality of OE bits and OE pins.	
		7. Corrected Block Diagram with proper OE pins indicated and PD and DIF_STOP# pins added	
		8. Updated clock periods to reflect +/-100ppm input clock tolerance (CK410B+/CK420BQ/CK505).	
Α	9/30/2008	9. Changed SRC_Stop references to DIF_Stop references for consistency.	Various

Innovate with IDT and accelerate your future networks. Contact:



For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775

For Tech Support

408-284-6578 pcclockhelp@idt.com

Corporate Headquarters

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

Europe

IDT Europe, Limited Prime House Barnett Wood Lane Leatherhead, Surrey United Kingdom KT22 7DE +44 1372 363 339



© 2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners.

Printed in USA