

P54/74FCT11373 (P54/74PCT11373)

OCTAL TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

FEATURES

- Function, Pinout and Drive Compatible with the FCT, F Logic and P54/74ACT11373
- FCT speed at 3.6ns max. (Com'l)
- CMOS V_{OH} Levels for Low Power Consumption — Typically 1/3 of FAST Bipolar Logic
- Edge-rate Control Circuitry for Significantly Improved Noise Characteristics
- ESD protection exceeds 2000V
- Inputs and Outputs Interface Directly with TTL, NMOS, and CMOS Devices
- Outputs Meet Levels Required for CMOS Static RAM Low Power Standby Mode
- 64 mA Sink Current (Com'l), 48 mA (MII), 15 mA Source Current (Com'l), 12 mA (MII)
- 5.0V \pm 10% (MII), 5.0V \pm 5% (Commercial)
- Multiple Center Power and Ground Pins
- Designed for use in 40MHz Systems or Better
- Input Clamp Diode to Limit Bus Reflections
- Significantly Improved Switching Characteristics
- Manufactured in 0.7 micron PACE Technology™

DESCRIPTION


The 'FCT11373 consists of eight latches with 3-state outputs for bus organized system applications. When latch enable (LE) is high the flip-flops appear transparent to the data. Data that meets the required set-up times are latched when LE transitions from HIGH to LOW. Data appears on the bus when the output enable (\bar{OE}) is LOW. When output enable is HIGH, the bus output is in the high impedance state, in this mode data may be entered into the latches.

The 'FCT11373 is manufactured with PACE II Technology™ which is Performance Advanced CMOS Engineered with two-level metal and epitaxial substrates to use 0.7 micron effective channel lengths giving 400 picosecond loaded* internal gate delays. This product incorporates the (lower inductance) multiple center power and ground pinout, hence significantly improving switching characteristics.


This pinout is compatible with P54/74ACT11373.

*For a fan-in/fan-out of 4 at 85°C junction temperature and 3.3V supply.


LOGIC SYMBOL



PIN CONFIGURATIONS



LOGIC DIAGRAM



1814 Tbl 03

ABSOLUTE MAXIMUM RATINGS^{1,2}

Symbol	Parameter	Value	Unit
T_{STG}	Storage Temperature	-65 to +150	°C
T_A	Ambient Temperature Under Bias	-65 to +135	°C
V_{CC}	V_{CC} Potential to Ground	-0.5 to +7.0	V
I_{IN}	Input Current	-30 to +5.0	mA

Notes:

1. Operation beyond the limits set forth in the above table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.

1814 Tbl 01

Symbol	Parameter	Value	Unit
I_{OUTPUT}	Current Applied to Output	120	mA
V_{IN}	Input Voltage	-0.5 to V_{CC} + 0.5	V
V_{OUT}	Voltage Applied to Output	-0.5 to V_{CC} + 0.5	V

1814 Tbl 02

2. Unused inputs must always be connected to an appropriate logic voltage level, preferably either V_{CC} or ground.

RECOMMENDED OPERATING CONDITIONS

Free Air Ambient Temperature	Min	Max
Military	-55°C	+125°C
Commercial	0°C	+70°C

1814 Tbl 03

Supply Voltage (V_{CC})	Min	Max
Military	+4.5V	+5.5V
Commercial	+4.75V	+5.25V

1814 Tbl 04

DC ELECTRICAL CHARACTERISTICS (Over recommended operating conditions)

Symbol	Parameter	Min	Typ ¹	Max	Units	V _{cc}	Conditions
V _{IH}	Input HIGH Voltage	2.0			V		
V _{IL}	Input LOW Voltage			0.8	V		
V _H	Hysteresis		0.35		V		All inputs
V _{CD}	Input Clamp Diode Voltage		-0.7	-1.2	V	MIN	I _{IN} = -18mA
V _{OH}	Output HIGH Voltage	V _{cc} = 3V, V _{IN} = 0.2V, or V _{cc} - 0.2V	V _{cc} - 0.2	V _{cc}		V	I _{OH} = -32μA
		Military/Commercial (CMOS)	V _{cc} - 0.2	V _{cc}		V	MIN I _{OH} = -300μA
		Military (TTL)	2.4	4.3	V	MIN I _{OH} = -12mA	
		Commercial (TTL)	2.4	4.3	V	MIN I _{OH} = -15mA	
V _{OL}	Output LOW Voltage	V _{cc} = 3V, V _{IN} = 0.2V, or V _{cc} - 0.2V		GND	0.2	V	I _{OL} = 300μA
		Military/Commercial (CMOS)		GND	0.2	V	MIN I _{OL} = 300μA
		Military (TTL)		0.3	0.5	V	MIN I _{OL} = 32mA
		Commercial (TTL)		0.3	0.5	V	MIN I _{OL} = 48mA
		Commercial (TTL)		0.3	0.5	V	MIN I _{OL} = 64mA
I _{IH}	Input HIGH Current			5	μA	MAX	V _{IN} = V _{cc}
I _{IL}	Input LOW Current			-5	μA	MAX	V _{IN} = GND
I _{IH}	Input HIGH Current ³			5	μA	MAX	V _{IN} = 2.7V
I _{IL}	Input LOW Current ³			-5	μA	MAX	V _{IN} = 0.5V
I _{OZH}	Off State I _{OUT} HIGH-Level Output Current			10	μA	MAX	V _{OUT} = V _{cc}
I _{OZL}	Off State I _{OUT} LOW-Level Output Current			-10	μA	MAX	V _{OUT} = GND
I _{OZH}	Off State I _{OUT} HIGH-Level Output Current ³			10	μA	MAX	V _{OUT} = 2.7V
I _{OZL}	Off State I _{OUT} LOW-Level Output Current ³			-10	μA	MAX	V _{OUT} = 0.5V
I _{os}	Output Short Circuit Current ²	-60	-120	-225	mA	MAX	V _{OUT} = 0.0V
C _{IN}	Input Capacitance ³		5	10	pF	MAX	All inputs
C _{OUT}	Output Capacitance ³		9	12	pF	MAX	All outputs

Notes:

1. Typical limits are at V_{cc} = 5.0V, T_A = +25°C ambient.
2. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect

operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{os} tests should be performed last.

3. This parameter is guaranteed but not tested.

DC CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

Symbol	Parameter	Typ ¹	Max	Units	Conditions
I _{cc}	Quiescent Power Supply Current (CMOS inputs)	0.003	0.5	mA	V _{cc} = MAX, f ₁ = 0, Outputs Open, V _{IN} ≤ 0.2V or V _{IN} ≥ V _{cc} - 0.2V
ΔI _{cc}	Quiescent Power Supply Current (TTL inputs)	0.5	2.0	mA	V _{cc} = MAX, V _{IN} = 3.4V ² , f ₁ = 0, Outputs Open
I _{cco}	Dynamic Power Supply Current ³	0.15	0.25	mA/ mHz	V _{cc} = MAX, One Input Toggling, 50% Duty Cycle, OE = GND, V _{IN} ≤ 0.2V or V _{IN} ≥ V _{cc} - 0.2V, Outputs Open, LE = V _{cc}
I _c	Total Power Supply Current ⁵	1.7	4.0	mA	V _{cc} = MAX, LE = V _{cc} , 50% Duty Cycle, Outputs Open, One Bit Toggling at f ₁ = 10MHz, OE = GND and V _{IN} ≤ 0.2V or V _{IN} ≥ V _{cc} - 0.2V
		2.0	5.0	mA	V _{cc} = MAX, LE = V _{cc} , 50% Duty Cycle, Outputs Open, One Bit Toggling at f ₁ = 10MHz, OE = GND and V _{IN} = 3.4V or V _{IN} = GND
		3.2	6.5 ⁴	mA	V _{cc} = MAX, LE = V _{cc} , 50% Duty Cycle, Outputs Open, Eight Bits Toggling at f ₁ = 2.5MHz, OE = GND and V _{IN} ≤ 0.2V or V _{IN} ≥ V _{cc} - 0.2V
		5.2	14.5 ⁴	mA	V _{cc} = MAX, LE = V _{cc} , 50% Duty Cycle, Outputs Open, Eight Bits Toggling at f ₁ = 2.5MHz, OE = GND and V _{IN} = 3.4V or V _{IN} = GND

Notes:

1. Typical values are at V_{cc} = 5.0V, +25°C ambient and maximum loading.
2. Per TTL driven input (V_{IN} = 3.4V); all other inputs at V_{cc} or GND.
3. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
4. Values for these conditions are examples of the I_{cc} formula. These limits are guaranteed but not tested.
5. I_c = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}
 I_c = I_{cc} + ΔI_{cc}D_HN_T + I_{cco}(f₀/2 + f₁N_I)
 I_{cc} = Quiescent Current with CMOS input levels

1814 Tbl 06

ΔI_{cc} = Power Supply Current for a TTL High Input
(V_{IN} = 3.4V)

D_H = Duty Cycle for TTL Inputs High

N_T = Number of TTL Inputs at D_H

I_{cco} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f₀ = Clock Frequency for Register Devices (Zero for Non-Register Devices)

f₁ = Input Frequency

N_I = Number of Inputs at f₁

All currents are in millamps and all frequencies are in megahertz.

FUNCTION TABLE (Each Latch)

Inputs			Outputs 'FCT11373
OE	LE	D	O
L	H	H	H
L	H	L	L
L	L	X	Q ₀
H	X	X	Z

1814 Tbl 07

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

Z = HIGH Impedance

Q₀ = previous state of flip flops (Q_{n-1})

AC CHARACTERISTICS

Symbol	Parameter	'FCT11373				Units	Fig. No.		
		MIL		COM'L					
		Min. ¹	Max.	Min. ¹	Max.				
t_{PLH} t_{PHL}	Propagation Delay D_n to O_n	—	—	1.0	3.6	ns	1, 3		
t_{PLH} t_{PHL}	Propagation Delay LE to O_n	—	—	1.0	6.5	ns	1, 5		
t_{PZH} t_{PZL}	Output Enable Time	—	—	1.0	5.0	ns	1 7		
t_{PHZ} t_{PLZ}	Output Disable Time	—	—	1.0	4.5	ns	8		

1814 Tbl 08

AC OPERATING REQUIREMENTS


Symbol	Parameter	'FCT11373				Units	Fig. No.		
		MIL		COM'L					
		Min. ¹	Max.	Min. ¹	Max.				
$t_s(H)$ $t_s(L)$	Setup Time, High to Low D_n to LE	—	—	2.0	—	ns	9		
$t_n(H)$ $t_n(L)$	Hold Time, High to Low D_n to LE	—	—	1.5	—	ns			
$t_w(H)$	LE Pulse Width High	—	—	5.0	—	ns	5		

1814 Tbl 09

Note:

1. Minimum limits are guaranteed but not tested on Propagation Delays.
AC Characteristics guaranteed with $C_L = 50 \text{ pF}$ as shown in Figure 1.

ORDERING INFORMATION



1813 05