# April 2004



# AS7C33512NTD18A


#### Features

- Organization: 524,288 words × 18 bits
- NTD<sup>TM1</sup> architecture for efficient bus operation
- Fast clock speeds to 166 MHz in LVTTL/LVCMOS
- Fast clock to data access: 3.0/3.5/3.8/4.0/5.0 ns
- Fast OE access time: 3.5/3.8/4.0/5.0 ns
- Fully synchronous register-to-register operation

1. NTD<sup>™</sup> is a trademark of Alliance Semiconductor Corporation. All trademarks mentioned in this document are the property of their respective owners

- "Flow-through" or "Pipeline" modes
- Asynchronous output enable control
- Available in100-pin TQFP
- Byte write enables
- Multiple chip enables for easy expansion
- 3.3V core power supply
- 2.5V or 3.3V I/O operation with separate  $V_{DDO}$
- 30 mW typical standby power in power down mode
- Self-timed WRITE cycles
- "Interleaved" or "Linear burst" modes
- Snooze mode for standby operation


#### Logic block diagram



#### **Selection Guide**

	-166	-150	-133	-100	Units
Minimum cycle time	6	6.6	7.5	10	ns
Maximum pipelined clock frequency	166	150	133	100	MHz
Maximum pipelined clock access time	3.5	3.8	4	5	ns
Maximum operating current	475	425	400	300	mA
Maximum standby current	130	110	100	90	mA
Maximum CMOS standby current (DC)	30	30	30	30	mA

#### **Pin arrangement for TQFP**



#### **Functional description**

The AS7C33512NTD18A family is a high performance CMOS 8 Mbit synchronous Static Random Access Memory (SRAM) organized as 524,288 words × 18 bits and incorporates a LATE LATE Write.

This variation of the 8Mb sychronous SRAM uses the No Turnaround Delay  $(NTD^{TM})$  architecture, featuring an enhanced write operation that improves bandwidth over pipeline burst devices. In a normal pipeline burst device, the write data, command, and address are all applied to the device on the same clock edge. If a read command follows this write command, the system must wait for two 'dead' cycles for valid data to become available. These dead cycles can significantly reduce overall bandwidth for applications requiring random access or read-modify-write operations.

 $NTD^{TM}$  devices use the memory bus more efficiently by introducing a write 'latency' which matches the two cycle pipeline and one cycle flowthrough read latency. Write data is applied two cycles after the write command and address, allowing the read pipeline to clear. With  $NTD^{TM}$ , write and read operations can be used in any order without producing dead bus cycles.

Assert  $R/\overline{W}$  LOW to perform write cycles. Byte write enable controls write access to specific bytes, or can be tied LOW for full 18 bit writes. Write enable signals, along with the write address, are registered on a rising edge of the clock. Write data is applied to the device two clock cycles later. Unlike some asynchronous SRAMs, output enable  $\overline{OE}$  does not need to be toggled for write operations; it can be tied LOW for normal operations. Outputs go to a high impedance state when the device is deselected by any of the three chip enable inputs (refer to synchronous truth table on page 4.) In pipeline mode, a two cycle deselect latency allows pending read or write operations to be completed.

Use the ADV (burst advance) input to perform burst read, write and deselect operations. When ADV is HIGH, external addresses, chip select,  $R/\overline{W}$  pins are ignored, and internal address counters increment in the count sequence specified by the  $\overline{LBO}$  control. Any device operations, including burst, can be stalled using the  $\overline{CEN}=1$ , the clock enable input.

The AS7C33512NTD18A operate with a  $3.3V \pm 5\%$  power supply for the device core (V<sub>DD</sub>). DQ circuits use a separate power supply (V<sub>DDO</sub>) that operates across 3.3V or 2.5V ranges. These devices are available in a 100-pin 14×20 mm TQFP.

#### Capacitance

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	C <sub>IN</sub>	Address and control pins	$V_{IN} = 0V$	5	pF
I/O capacitance	C <sub>I/O</sub>	I/O pins	$V_{IN} = V_{OUT} = 0V$	7	pF

#### **TQFP thermal resistance**

Description	Conditions		Symbol	Typical	Units
Thermal resistance	Test conditions follow standard test methods	1-layer	$\theta_{JA}$	40	°C/W
(junction to ambient) <sup>1</sup>	and procedures for measuring thermal	4-layer	$\theta_{JA}$	22	°C/W
Thermal resistance (junction to top of case) <sup>1</sup>	impedance, per EIA/JESD51		$\theta_{JC}$	8	°C/W

1 This parameter is sampled

# Signal descriptions

Signal	I/O	Properties	Description
CLK	Ι	CLOCK	Clock. All inputs except $\overline{OE}$ , $\overline{FT}$ , $\overline{LBO}$ , and ZZ are synchronous to this clock.
CEN	Ι	SYNC	Clock enable. When de-asserted HIGH, the clock input signal is masked.
A, A0, A1	Ι	SYNC	Address. Sampled when all chip enables are active and $ADV/\overline{LD}$ is asserted.
DQ[a,b]	I/O	SYNC	Data. Driven as output when the chip is enabled and $\overline{OE}$ is active.
$\frac{\overline{\text{CE0}}, \text{CE1},}{\overline{\text{CE2}}}$	Ι	SYNC	Synchronous chip enables. Sampled at the rising edge of CLK, when $ADV/\overline{LD}$ is asserted. Are ignored when $ADV/\overline{LD}$ is HIGH.
ADV/LD	Ι	SYNC	Advance or Load. When sampled HIGH, the internal burst address counter will increment in the order defined by the $\overline{\text{LBO}}$ input value. (refer to table on page 2) When LOW, a new address is loaded.
$R/\overline{W}$	Ι	SYNC	A HIGH during LOAD initiates a READ operation. A LOW during LOAD initiates a WRITE operation. Is ignored when ADV/LD is HIGH.
BW[a,b]	Ι	SYNC	Byte write enables. Used to control write on individual bytes. Sampled along with WRITE command and BURST WRITE.
OE	Ι	ASYNC	Asynchronous output enable. I/O pins are not driven when $\overline{OE}$ is inactive.
LBO	Ι	STATIC	Selects Burst mode. When tied to $V_{DD}$ or left floating, device follows Interleaved Burst order. When driven Low, device follows linear Burst order. <i>This signal is internally pulled High</i> .
FT	Ι	STATIC	Selects Pipeline or Flow-through mode. When tied to $V_{DD}$ or left floating, enables Pipeline mode. When driven Low, enables single register flow-through mode. <i>This signal is internally pulled High</i> .
ZZ	Ι	ASYNC	Snooze. Places device in low power mode; data is retained. Connect to VSS if unused.
NC	-	-	No connects. Note that pin 84 will be used for future address expansion to 18Mb density.

**.** 

# **Burst Order**

Interleav	Interleaved burst order $\overline{\text{LBO}} = 1$					Linear burst order <b>LBO</b> = 0			
A1 A0 A1 A0 A1 A0 A1 A0				A1 A0	A1 A0	A1 A0	A1 A0		
Starting address	0 0	0 1	1 0	1 1	Starting Address	0 0	0 1	1 0	1 1
First increment	0 1	0 0	11	1 0	First increment	0 1	1 0	11	0 0
Second increment	1 0	1 1	0 0	0 1	Second increment	1 0	1 1	0 0	0 1
Third increment	11	1 0	0 1	0 0	Third increment	11	0 0	0 1	1 0

# ® \_

<b>CE0</b>	CE1	CE2	ADV/LD	R/W	BWn	OE	CEN	Address source	CLK	Operation	DQ	Notes
Н	Х	Х	L	Х	Х	Х	L	NA	L to H	DESELECT Cycle	High-Z	
Х	Х	Н	L	Х	Х	Х	L	NA	L to H	DESELECT Cycle	High-Z	
Х	L	Х	L	Х	Х	Х	L	NA	L to H	DESELECT Cycle	High-Z	
Х	Х	Х	Н	Х	Х	Х	L	NA	L to H	CONTINUE DESELECT Cycle	High-Z	1
L	Н	L	L	Н	Х	L	L	External	L to H	READ Cycle (Begin Burst)	Q	
Х	Х	Х	Н	Х	Х	L	L	Next	L to H	READ Cycle (Continue Burst)	Q	1,10
L	Н	L	L	Н	Х	Н	L	External	L to H	NOP/DUMMY READ (Begin Burst)	High-Z	2
Х	Х	Х	Н	Х	Х	Н	L	Next	L to H	DUMMY READ (Continue Burst)	High-Z	1,2,10
L	Н	L	L	L	L	Х	L	External	L to H	WRITE CYCLE (Begin Burst)	D	3
Х	Х	Х	Н	Х	L	Х	L	Next	L to H	WRITE CYCLE (Continue Burst)	D	1,3,10
L	Н	L	L	L	Н	Х	L	External	L to H	NOP/WRITE ABORT (Begin Burst)	High-Z	2,3
X	Х	X	Н	Х	Н	X	L	Next	L to H	WRITE ABORT (Continue Burst)	High-Z	1,2,3, 10
Х	Х	Х	Х	Х	Х	Х	Н	Current	L to H	INHIBIT CLOCK	-	4

# Synchronous truth table<sup>[5,6,7,8,9]</sup>

**Key**: X = Don't Care, H = HIGH, L = LOW.  $\overline{BWn}$  = H means all byte write signals ( $\overline{BWa}$  and  $\overline{BWb}$ ) are HIGH.  $\overline{BWn}$  = L means one or more byte write signals are LOW.

Notes:

1 CONTINUE BURST cycles, whether READ or WRITE, use the same control inputs. The type of cycle performed (READ or WRITE) is chosen in the initial BEGIN BURST cycle. A CONINUE DESELECT cycle can only be entered if a DESELECT CYCLE is executed first.

2 DUMMY READ and WRITE ABORT cycles can be considered NOPs because the device performs no external operation. A WRITE ABORT means a WRITE command is given, but no operation is performed.

 $3 \overline{OE}$  may be wired LOW to minimize the number of control signal to the SRAM. The device will automatically turn off the output drivers during a WRITE cycle.  $\overline{OE}$  may be used when the bus turn-on and turn-off times do not meet an application's requirements.

4 If an INHIBIT CLOCK command occurs during a READ operation, the DQ bus will remain active (Low-Z). If it occurs during a WRITE cycle, the bus will remain in High-Z. No WRITE operations will be performed during the INHIBIT CLOCK cycle.

5 BWa enables WRITEs to byte "a" (DQa pins/balls); BWb enables WRITEs to byte "b" (DQb pins/balls).

6 All inputs except  $\overline{OE}$  and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.

7 Wait states are inserted by setting  $\overline{\text{CEN}}$  HIGH.

8 This device contains circuitry that will ensure that the outputs will be in High-Z during power-up.

9 The device incorporates a 2-bit burst counter. Address wraps to the initial address every fourth BURST CYCLE.


10 The address counter is incremented for all CONTINUE BURST cycles.

Parameter	Symbol	Min	Max	Unit
Power supply voltage relative to GND	V <sub>DD</sub> , V <sub>DDQ</sub>	-0.5	+4.6	V
Input voltage relative to GND (input pins)	V <sub>IN</sub>	-0.5	V <sub>DD</sub> + 0.5	V
Input voltage relative to GND (I/O pins)	V <sub>IN</sub>	-0.5	$V_{DDQ} + 0.5$	V
Power dissipation	P <sub>D</sub>	-	1.8	W
DC output current	I <sub>OUT</sub>	-	50	mA
Storage temperature (plastic)	T <sub>stg</sub>	-65	+150	°C
Temperature under bias	T <sub>bias</sub>	-65	+135	°C

R

1 Stresses greater than those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect reliability.

#### **State Diagram for NTD SRAM**



#### Recommended operating conditions at 3.3V I/O

Parameter	Symbol	Min	Nominal	Max	Unit
Supply voltage for inputs	V <sub>DD</sub>	3.135	3.3	3.465	V
Supply voltage for I/O	V <sub>DDQ</sub>	3.135	3.3	3.465	V
Ground supply	Vss	0	0	0	V

#### **Recommended operating conditions at 2.5V I/O**

Parameter	Symbol	Min	Nominal	Max	Unit
Supply voltage for inputs	V <sub>DD</sub>	3.135	3.3	3.465	V
Supply voltage for I/O	V <sub>DDQ</sub>	2.375	2.5	2.625	V
Ground supply	Vss	0	0	0	V



# DC electrical characteristics for 3.3V I/O operation

Parameter	Sym	Conditions		Max	Unit	
Input leakage current <sup>1</sup>	I <sub>LI</sub>	$V_{DD} = Max, OV \le V_{IN} \le V_{DD}$	-2	2	μA	
Output leakage current	I <sub>LO</sub>	$OE \ge V_{IH}, V_{DD} = Max, OV \le V_{OUT} \le V_{DDQ}$	-2	2	μA	
Input high (logic 1) voltage	V	Address and control pins	2			
Input high (logic 1) voltage	V <sub>IH</sub>	I/O pins	2	V <sub>DDQ</sub> +0.3	V	
Innut low (logic 0) voltage	V	Address and control pins	-0.3*	0.8	V	
Input low (logic 0) voltage	$V_{IL}$	I/O pins	-0.5*	0.8	v	
Output high voltage	V <sub>OH</sub>	$I_{OH} = -4 \text{ mA}, V_{DDQ} = 3.135 \text{V}$	2.4	-	V	
Output low voltage	V <sub>OL</sub>	$I_{OL} = 8 \text{ mA}, V_{DDQ} = 3.465 \text{ V}$	-	0.4	V	

1 FT,  $\overline{\text{LBO}}$ , and ZZ pins have an internal pull-up or pull-down, and input leakage = ±10  $\mu$ A.

#### DC electrical characteristics for 2.5V I/O operation

Parameter	Sym	Conditions	Min	Max	Unit
Input leakage current	I <sub>LI</sub>	$V_{DD} = Max, OV \le V_{IN} \le V_{DD}$	-2	2	μΑ
Output leakage current	I <sub>LO</sub>	$OE \ge V_{IH}, V_{DD} = Max, OV \le V_{OUT} \le V_{DDQ}$	-2	2	μΑ
Input high (logic 1) voltage	V	Address and control pins	1.7	V <sub>DD</sub> +0.3	V
input ingli (logic 1) voltage	V <sub>IH</sub>	I/O pins	1.7	V <sub>DDQ</sub> +0.3	V
Input low (logic 0) voltage	V	Address and control pins	-0.3*	0.7	V
input low (logic 0) voltage	V <sub>IL</sub>	I/O pins	-0.3*	0.7	V
Output high voltage	V <sub>OH</sub>	$I_{OH} = -4 \text{ mA}, V_{DDQ} = 2.375 \text{ V}$	1.7	_	V
Output low voltage	V <sub>OL</sub>	$I_{OL} = 8 \text{ mA}, V_{DDQ} = 2.625 \text{V}$	_	0.7	V

 $V_{IL}$  min = -1.5 for pulse width less than 0.2 X t<sub>CYC</sub>

# I<sub>DD</sub> operating conditions and maximum limits

Parameter	Sym	Test conditions	-166	-150	-133	-100	Unit
Operating power supply current <sup>1</sup> (pipelined mode)	I <sub>CC</sub>	$\overline{CE}_0 = V_{II}, CE_1 = V_{IH}, \overline{CE}_2 = V_{II},$	475	425	400	300	mA
Operating power supply current <sup>2</sup> (flow-through mode)	I <sub>CC</sub> (FT)	$CE_0 = V_{IL}, CE_1 = V_{IH}, CE_2 = V_{IL},$ $f = f_{max}, I_{out} = 0 \text{ mA}$	325	325	300	275	mA
	I <sub>SB</sub>	Deselected, $f = f_{max}$ , $ZZ \le V_{IL}$	130	110	100	90	
Standby power supply	I <sub>SB1</sub>	Deselected, $f = 0$ , $ZZ \le 0.2V$ all $V_{IN} \le 0.2V$ or $\ge V_{DD} - 0.2V$	30	30	30	30	mA
current	I <sub>SB2</sub>	$ \begin{array}{l} Deselected, \ f=f_{Max}, \\ ZZ \geq V_{DD} \text{ - } 0.2V, \\ all \ V_{IN} \leq V_{IL} \ or \geq V_{IH} \end{array} $	30	30	30	30	

 $1~~I_{CC}$  given with no output loading.  $I_{CC}$  increases with faster cycle times and greater output loading.



		-1	66	-150		-133		-100			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min Max	Unit	Notes <sup>1</sup>	
Clock frequency	f <sub>Max</sub>	_	166	-	150	_	133	_	100	MH z	
Cycle time (pipelined mode)	t <sub>CYC</sub>	6	_	6.6	_	7.5	_	10	_	ns	
Cycle time (flow-through mode)	t <sub>CYCF</sub>	10	_	10	_	12	—	12	-	ns	
Clock access time (pipelined mode)	t <sub>CD</sub>	_	3.5	-	3.8	-	4.0	_	5.0	ns	
Clock access time (flow-through mode)	t <sub>CDF</sub>	_	9	_	10	_	10	_	12	ns	
Output enable LOW to data valid	t <sub>OE</sub>	-	3.5	_	3.8		4.0		5.0	ns	
Clock HIGH to output Low Z	t <sub>LZC</sub>	0	Ι	0	—	0	—	0	—	ns	2,3,4
Data output invalid from clock HIGH (Pipelined mode)	t <sub>OH</sub>	1.5	-	1.5	_	1.5	_	1.5	_	ns	2
Data output invalid from clock HIGH (Flow- through mode)	t <sub>OHF</sub>	3.0	-	3.0	_	3.0	_	3.0	_	ns	2
Output enable LOW to output Low Z	t <sub>LZOE</sub>	0	_	0	_	0	_	0	_	ns	2,3,4
Output enable HIGH to output High Z	t <sub>HZOE</sub>	_	3.5	-	3.8	_	4.0	_	4.5	ns	2,3,4
Clock HIGH to output High Z	t <sub>HZC</sub>	_	3.5	—	3.8	-	4.0	_	5.0	ns	2,3,4
Output enable HIGH to invalid output	t <sub>OHOE</sub>	0	_	0	_	0	—	0	-	ns	
Clock HIGH pulse width	t <sub>CH</sub>	2.4	_	2.5	_	2.5	—	3.5	-	ns	5
Clock LOW pulse width	t <sub>CL</sub>	2.4	_	2.5	—	2.5	—	3.5	-	ns	5
Address setup to clock HIGH	t <sub>AS</sub>	1.5	_	1.5	_	1.5	_	2.0	—	ns	6
Data setup to clock HIGH	t <sub>DS</sub>	1.5	_	1.5	_	1.5	_	2.0	—	ns	6
Write setup to clock HIGH	t <sub>WS</sub>	1.5	-	1.5	—	1.5	—	2.0	-	ns	6,7
Chip select setup to clock HIGH	t <sub>CSS</sub>	1.5	_	1.5	_	1.5	_	2.0	_	ns	6,8
Address hold from clock HIGH	t <sub>AH</sub>	0.5	_	0.5	_	0.5	_	0.5	_	ns	6
Data hold from clock HIGH	t <sub>DH</sub>	0.5	-	0.5	—	0.5	—	0.5	-	ns	6
Write hold from clock HIGH	t <sub>WH</sub>	0.5	_	0.5	_	0.5	_	0.5	—	ns	6,7
Chip select hold from clock HIGH	t <sub>CSH</sub>	0.5	_	0.5	_	0.5	_	0.5	_	ns	6,8
Clock enable setup to clock HIGH	t <sub>CENS</sub>	1.5	_	1.5	_	1.5	_	2.0	_	ns	6
Clock enable hold from clock HIGH	t <sub>CENH</sub>	0.5	_	0.5	_	0.5	_	0.5	_	ns	6
ADV/LD setup to clock HIGH	t <sub>ADVS</sub>	1.5	_	1.5	_	1.5	_	2.0	_	ns	6
ADV/LD hold from clock HIGH	t <sub>ADVH</sub>	0.5	-	0.5	_	0.5	_	0.5	-	ns	6

R

1 Refer to "notes" on page 12.


# Timing characteristics over operating range for 2.5 V I/O

		-166 -150		-1	.33	-100					
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes <sup>1</sup>
Clock frequency	f <sub>Max</sub>	-	166	—	150	_	133	_	100	MHz	
Cycle time (pipelined mode)	t <sub>CYC</sub>	6	—	6.6	—	7.5	—	10	—	ns	
Cycle time (flow-through mode)	t <sub>CYCF</sub>	10	—	10	—	12	—	12	—	ns	
Clock access time (pipelined mode)	t <sub>CD</sub>	-	4.0	—	4.3	_	4.5		5.0	ns	
Clock access time (flow-through mode)	t <sub>CDF</sub>	-	9	—	10	-	10		12	ns	
Output enable low to data valid	t <sub>OE</sub>	-	3.5	—	3.8	_	4.0		5.0	ns	
Clock high to output low Z	t <sub>LZC</sub>	0	—	0	—	0	—	0	—	ns	2,3,4
Data output invalid from clock high (Pipelined Mode)	t <sub>OH</sub>	1.5	_	1.5	_	1.5	_	1.5	_	ns	2
Data Output invalid from clock high (Flow- through Mode)	t <sub>OHF</sub>	3.0	_	3.0	_	3.0	_	3.0		ns	2
Output enable low to output low Z	t <sub>LZOE</sub>	0	_	0	—	0	_	0	_	ns	2,3,4
Output enable high to output High Z	t <sub>HZOE</sub>	-	3.5	—	3.8	_	4.0	_	4.5	ns	2,3,4
Clock high to output High Z	t <sub>HZC</sub>	-	3.5	—	3.8	-	4.0	—	5.0	ns	2,3,4
Output enable high to invalid output	t <sub>OHOE</sub>	0	—	0	—	0	—	0	—	ns	
Clock high pulse width	t <sub>CH</sub>	2.4	_	2.5	—	2.5	—	3.5	—	ns	5
Clock low pulse width	t <sub>CL</sub>	2.3	_	2.5	—	2.5	_	3.5	_	ns	5
Address setup to clock high	t <sub>AS</sub>	1.7	_	1.7	—	1.7	—	2.0	—	ns	6
Data setup to clock high	t <sub>DS</sub>	1.7	—	1.7	—	1.7	—	2.0	—	ns	6
Write setup to clock high	t <sub>WS</sub>	1.7	—	1.7	—	1.7	—	2.0	—	ns	6,7
Chip select setup to clock high	t <sub>CSS</sub>	1.7	_	1.7	—	1.7	—	2.0	—	ns	6,8
Address hold from clock high	t <sub>AH</sub>	0.7	_	0.7	—	0.7	—	0.7	—	ns	6
Data hold from clock high	t <sub>DH</sub>	0.7	—	0.7	—	0.7	—	0.7	—	ns	6
Write hold from clock high	t <sub>WH</sub>	0.7	—	0.7	—	0.7	—	0.7	—	ns	6,7
Chip select hold from clock high	t <sub>CSH</sub>	0.7	—	0.7	—	0.7	—	0.7	—	ns	6,8
Clock enable setup to clock high	t <sub>CENS</sub>	1.7	_	1.7	—	1.7	_	2.0	_	ns	6
Clock enable hold from clock high	t <sub>CENH</sub>	0.7	_	0.7	—	0.7	_	0.7	_	ns	6
ADV/LD setup to clock high	t <sub>ADVS</sub>	1.7	—	1.7	—	1.7	_	2.0	—	ns	6
ADV/LD hold from clock high	t <sub>ADVH</sub>	0.7	—	0.7	_	0.7	—	0.7	—	ns	6


B

1 Refer to "notes" onpage 12.

# AS7C33512NTD18A




# Timing waveform of read/write cycle



Note:  $\dot{Y} = XOR$  when  $\overline{LBO} = HIGH/No$  Connect;  $\dot{Y} = ADD$  when  $\overline{LBO} = LOW$ .  $\overline{BW[a:b]}$  is don't care.

# NOP, stall and deselect cycles




Note:  $\dot{Y} = XOR$  when  $\overline{LBO} = HIGH/No$  Connect;  $\dot{Y} = ADD$  when  $\overline{LBO} = LOW$ .

4/14/04; v.2.0

#### **AC test conditions**

- Output load: see Figure B, except for  $t_{LZC}$ ,  $t_{LZOE}$ ,  $t_{HZOE}$ ,  $t_{HZC}$ , see Figure C.
- Input pulse level: GND to 3V. See Figure A.
- Input rise and fall time (measured at 0.3V and 2.7V): 2 ns. See Figure A.
- Input and output timing reference levels: 1.5V.



Thevenin equivalent:

+3.3V for 3.3V I/O;

Notes:

1) For test conditions, see "AC Test Conditions", Figures A, B, C

2) This paracmeter measured with output load conditon in Figure C.

3) This parameter is sampled, but not 100% tested.

4)  $t_{HZOE}$  is less than  $t_{LZOE}$  and  $t_{HZC}$  is less than  $t_{LZC}$  at any given temperature and voltage.

5)  $t_{CH}$  measured HIGH above  $V_{IH}$  and  $t_{CL}$  measured as LOW below  $V_{IL}$ 

6) This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK. All other synchronous inputs m meet the setup and hold times with stable logic levels for all rising edges of CLK when chip is enabled.


7) Write refers to  $R/\overline{W}$ ,  $\overline{BW[a:b]}$ .

8) Chip select refers to  $\overline{\text{CE0}}$ , CE1,  $\overline{\text{CE2}}$ .

# Package Dimensions :100-pin quad flat pack (TQFP)

c

	TQFP						
	Min	Max					
A1	0.05	0.15					
A2	1.35 1.45						
b	0.22	0.38					
с	0.09	0.20					
D	13.90	14.10					
E	19.90	20.10					
е	0.65 nominal						
Hd	15.90 16.10						
He	21.90	22.10					
L	0.45	0.75					
L1	1.00 nominal						
α	0° 7°						
Dimensions in millimeters							



# **Ordering information**

Package & Width	-166	-150	-133	-100
TQFP x18	AS7C33512NTD18A-	AS7C33512NTD18A-	AS7C33512NTD18A-	AS7C33512NTD18A-
	166TQC	150TQC	133TQC	100TQC
TQFP x18	AS7C33512NTD18A-	AS7C33512NTD18A-	AS7C33512NTD18A-	AS7C33512NTD18A-
	166TQI	150TQI	133TQI	100TQI

8

Notes: Add suffix 'N' to the above part numbers for Lead Free Parts (Ex. AS7C33512NTD18A-166TQCN)

#### Part numbering guide

AS7C	33	512	NTD	18	Α	-XXX	TQ	C/I	X
1	2	3	4	5	6	7	8	9	10

1. Alliance Semiconductor SRAM prefix

2. Operating voltage: 33=3.3V

3. Organization: 512=512K

4. NTD<sup>TM</sup> = No-Turn Around Delay. Pipeline-Flowthrough (each device works in both modes)

- 5. Organization: 18=x18
- 6. Production version: A=first production version
- 7. Clock speed (MHz)
- 8. Package type: TQ=TQFP
- 9. Operating temperature: C=Commercial (0° C to 70° C); I=Industrial (-40° C to 85° C)

10. N = Lead free part

# AS7C33512NTD18A



Alliance Semiconductor Corporation 2575, Augustine Drive, Santa Clara, CA 95054 Tel: 408 - 855 - 4900 Fax: 408 - 855 - 4999 www.alsc.com

Copyright © Alliance Semiconductor All Rights Reserved Part Number: AS7C33512NTD18A Document Version: v.2.0

© Copyright 2003 Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems