



**128Kx32 3.3V SRAM MODULE** PRELIMINARY\*

**FEATURES**

- Access Times of 15 \*\*, 17, 20, 25, 35ns
- MIL-STD-883 Compliant Devices Available
- Low Voltage Operation
- Packaging
  - 66-pin, PGA Type, 1.075 inch square Hermetic Ceramic HIP (Package 400)
  - 68 lead, Hermetic CQFP (G2T)<sup>1</sup>, 22.4mm (0.880 inch) square (Package 509), 4.57mm (0.180 inch) high.
  - 68 lead, Hermetic CQFP (G1U), 23.9mm (0.940 inch) square (Package 519), 3.56mm (0.140 inch) high.
- Organized as 128Kx32; User Configurable as 256Kx16 or 512Kx8

- Commercial, Industrial and Military Temperature Ranges
- 3.3 Volt Power Supply
- Low Power CMOS
- TTL Compatible Inputs and Outputs
- Built-in Decoupling Caps and Multiple Ground Pins for Low Noise Operation
- Weight
  - WS128K32V-XG2TX<sup>1</sup> - 8 grams typical
  - WS128K32NV-XH1X - 13 grams typical
  - WS128K32V-XG1UX - 5 grams typical


*\*This data sheet describes a product under development, not fully characterized, and is subject to change without notice.*

*\*\*Commercial and Industrial only.*

*Note 1: Package Not Recommended For New Design*

FIG. 1 PIN CONFIGURATION FOR WS128K32NV-XH1X

TOP VIEW



PIN DESCRIPTION

I/O <sub>0-31</sub>	Data Inputs/Outputs
A <sub>0-16</sub>	Address Inputs
$\overline{WE}_{1-4}$	Write Enables
$\overline{CS}_{1-4}$	Chip Selects
$\overline{OE}$	Output Enable
V <sub>CC</sub>	Power Supply
GND	Ground
NC	Not Connected

BLOCK DIAGRAM







FIG. 2 PIN CONFIGURATION FOR WS128K32V-XG2TX<sup>1</sup> AND WS128K32V-XG1UX


TOP VIEW



PIN DESCRIPTION

I/O0-31	Data Inputs/Outputs
A0-16	Address Inputs
$\overline{WE}1-4$	Write Enables
$\overline{CS}1-4$	Chip Selects
$\overline{OE}$	Output Enable
Vcc	Power Supply
GND	Ground
NC	Not Connected

BLOCK DIAGRAM



Note 1: Package Not Recommended For New Design



## ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	Max	Unit
Operating Temperature	T <sub>A</sub>	-55	+125	°C
Storage Temperature	T <sub>STG</sub>	-65	+150	°C
Signal Voltage Relative to GND	V <sub>G</sub>	-0.5	4.6	V
Junction Temperature	T <sub>J</sub>		150	°C
Supply Voltage	V <sub>CC</sub>	-0.5	5.5	V

## TRUTH TABLE

$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	Mode	Data I/O	Power
H	X	X	Standby	High Z	Standby
L	L	H	Read	Data Out	Active
L	X	L	Write	Data In	Active
L	H	H	Out Disable	High Z	Active

## RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V <sub>CC</sub>	3.0	3.6	V
Input High Voltage	V <sub>H</sub>	2.2	V <sub>CC</sub> + 0.3	V
Input Low Voltage	V <sub>L</sub>	-0.3	+0.8	V

## CAPACITANCE (T<sub>A</sub> = +25°C)

Parameter	Symbol	Conditions	Max	Unit
$\overline{OE}$ capacitance	C <sub>OE</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz	50	pF
$\overline{WE}$ 1-4 capacitance HIP (PGA) CQFP G2T/G1U	C <sub>WE</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz	20	pF
			20	
$\overline{CS}$ 1-4 capacitance	C <sub>CS</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz	20	pF
Data I/O capacitance	C <sub>I/O</sub>	V <sub>IO</sub> = 0 V, f = 1.0 MHz	20	pF
Address input capacitance	C <sub>AD</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz	50	pF

*This parameter is guaranteed by design but not tested.*

## DC CHARACTERISTICS

(V<sub>CC</sub> = 3.3V ± 0.3V, V<sub>SS</sub> = 0V, T<sub>A</sub> = -55°C TO +125°C)

Parameter	Sym	Conditions			Units
			Min	Max	
Input Leakage Current	I <sub>LI</sub>	V <sub>IN</sub> = GND to V <sub>CC</sub>		10	μA
Output Leakage Current	I <sub>LO</sub>	$\overline{CS}$ = V <sub>H</sub> , $\overline{OE}$ = V <sub>H</sub> , V <sub>OUT</sub> = GND to V <sub>CC</sub>		10	μA
Operating Supply Current (x 32 Mode)	I <sub>CC</sub> x 32	$\overline{CS}$ = V <sub>L</sub> , $\overline{OE}$ = V <sub>H</sub> , f = 5MHz		500	mA
Standby Current	I <sub>SB</sub>	$\overline{CS}$ = V <sub>H</sub> , $\overline{OE}$ = V <sub>H</sub> , f = 5MHz		32	mA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8mA		0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4.0mA	2.4		V



AC CHARACTERISTICS  
(VCC = 3.3V, TA = -55°C TO +125°C)

Parameter	Symbol	-15*		-17		-20		-25		-35		Units
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle												
Read Cycle Time	t <sub>RC</sub>	15		17		20		25		35		ns
Address Access Time	t <sub>AA</sub>		15		17		20		25		35	ns
Output Hold from Address Change	t <sub>OH</sub>	0		0		0		0		0		ns
Chip Select Access Time	t <sub>ACS</sub>		15		17		20		25		35	ns
Output Enable to Output Valid	t <sub>OE</sub>		10		11		12		15		20	ns
Chip Select to Output in Low Z	t <sub>CLZ</sub> <sup>1</sup>	5		5		5		5		5		ns
Output Enable to Output in Low Z	t <sub>OLZ</sub> <sup>1</sup>	5		5		5		5		5		ns
Chip Disable to Output in High Z	t <sub>CHZ</sub> <sup>1</sup>		8		9		10		12		15	ns
Output Disable to Output in High Z	t <sub>OHZ</sub> <sup>1</sup>		8		9		10		12		15	ns

1. This parameter is guaranteed by design but not tested.

\* Commercial and Industrial only.


AC CHARACTERISTICS  
(VCC = 3.3V, TA = -55°C TO +125°C)

Parameter	Symbol	-15*		-17		-20		-25		-35		Units
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle												
Write Cycle Time	t <sub>WC</sub>	15		17		20		25		35		ns
Chip Select to End of Write	t <sub>CW</sub>	13		14		15		20		30		ns
Address Valid to End of Write	t <sub>AW</sub>	13		14		15		20		30		ns
Data Valid to End of Write	t <sub>DW</sub>	10		11		12		15		18		ns
Write Pulse Width	t <sub>WP</sub>	13		14		15		20		30		ns
Address Setup Time	t <sub>AS</sub>	0		0		0		0		0		ns
Address Hold Time	t <sub>AH</sub>	0		0		0		0		0		ns
Output Active from End of Write	t <sub>OW</sub> <sup>1</sup>	5		5		5		5		5		ns
Write Enable to Output in High Z	t <sub>WHZ</sub> <sup>1</sup>		8		9		10		10		15	ns
Data Hold Time	t <sub>DH</sub>	0		0		0		0		0		ns

1. This parameter is guaranteed by design but not tested.

\* Commercial and Industrial only.

FIG. 3 AC TEST CIRCUIT



AC TEST CONDITIONS

Parameter	Typ	Unit
Input Pulse Levels	$V_{IL} = 0, V_{IH} = 3.0$	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

Notes:

V<sub>Z</sub> is programmable from -2V to +7V.

I<sub>OL</sub> & I<sub>OH</sub> programmable from 0 to 16mA.

Tester Impedance Z<sub>0</sub> = 75Ω.

V<sub>Z</sub> is typically the midpoint of V<sub>OH</sub> and V<sub>OL</sub>.

I<sub>OL</sub> & I<sub>OH</sub> are adjusted to simulate a typical resistive load circuit.

ATE tester includes jig capacitance.



FIG. 4 TIMING WAVEFORM - READ CYCLE




FIG. 5 WRITE CYCLE -  $\overline{WE}$  CONTROLLED





FIG. 6 WRITE CYCLE -  $\overline{CS}$  CONTROLLED






PACKAGE 400: 66 PIN, PGA TYPE, CERAMIC HEX-IN-LINE PACKAGE, HIP (H1)



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES




PACKAGE 509: 68 LEAD, CERAMIC QUAD FLAT PACK, CQFP (G2T)<sup>1</sup>



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

Note 1: Package Not Recommended For New Design

PACKAGE 519: 68 LEAD, CERAMIC QUAD FLAT PACK, CQFP (G1U)



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES



ORDERING INFORMATION

W S 128K 32 X V - XXX X X X

LEAD FINISH:

- Blank = Gold plated leads
- A = Solder dip leads

DEVICE GRADE:

- M = Military Screened -55°C to +125°C
- I = Industrial -40°C to +85°C
- C = Commercial 0°C to +70°C

PACKAGE TYPE:

- H1 = Ceramic Hex-In-line Package, HIP (Package 400)
- G2T<sup>1</sup> = 22.4mm Ceramic Quad Flat Pack, Low Profile CQFP (Package 509)
- G1U = 23.9mm Ceramic Quad Flat Pack, Low Profile CQFP (Package 519)

ACCESS TIME (ns)

LOW VOLTAGE SUPPLY 3.3V ± 10%

IMPROVEMENT MARK:

- N = No Connect at pins 8, 21, 28, 39 in HIP for upgrade. (H1 only)

ORGANIZATION, 128Kx32

User configurable as 256Kx16 or 512Kx8

SRAM

WHITE ELECTRONIC DESIGNS CORP.

Note 1: Package Not Recommended For New Design